
ADV7150
–23–
REV. A
COMMAND RE GIST E R 3 (CR3)
(Address Reg (A7–A0) = 07H)
T his register contains a number of control bits as shown in the
diagram. CR3 is a 10-bit-wide register. However for program-
ming purposes, it may be considered as an 8-bit-wide register
(CR38 and CR39 are both reserved).
T he diagram shows the various operations under the control of
CR3. T his register can be read from as well written to. In read
mode, CR38 and CR39 are both returned as zeros.
COMMAND RE GIST E R 3-BIT DE SCRIPT ION
PRGCK OUT Frequency Control (CR31–CR30)
T hese bits specify the output frequency of the PRGCK OUT
output. PRGCK OUT is a divided down version of the pixel
CLOCK .
BLANK
Pipeline Delay Control (CR35–CR32)
T hese bits specify the additional pipeline delay that can be
added to the
BLANK
function, relative to the overall device
pipeline delay (t
PD
). As the
BLANK
control normally enters the
video DAC from a shorter pipeline than the video pixel data,
this control is useful in deskewing the pipeline differential.
Pixel Multiplex Control (CR37–CR36)
T hese bits specify the device’s multiplex mode. It, therefore,
also determines the frequency of the LOADOUT signal.
LOADOUT is a divided down version of the pixel CLOCK .
Revision Register
(Address Reg (A7–A0) = 0BH)
T his register is a read only register containing the revision of
silicon.
CR39
CR38
CR37
CR36
CR35
CR34
CR32
CR31
CR30
CR33
*THESE BITS ARE READ-
ONLY RESERVED BITS.
A READ CYCLE WILL
RETURN ZEROS "00."
PRGCKOUT FREQUENCY
CONTROL
CR31 CR30
0
0
1
1
0
1
0
1
CLOCK
÷
4
CLOCK
÷
8
CLOCK
÷
16
CLOCK
÷
32
RESERVED*
PIXEL MULTIPLEX CONTROL
CR37 CR36
0
0
1
1
0
1
0
1
1:1 MUXING: LOADOUT = CLOCK
÷
1
2:1 MUXING LOADOUT = CLOCK
÷
2
RESERVED
4:1 MUXING :LOADOUT = CLOCK
÷
4
EXTRA BLANK PIPELINE DELAY CONTROL
(ADDS TO PIXEL PIPELINE DELAY; tPD)
CR35 CR34 CR33 CR32
0
0
0
1
0
1
0
1
0
0
1
1
0
0
0
1
t
PD
t
PD
+ 1 x LOADOUT
t
PD
+ 2 x LOADOUT
t
PD
+ 15 x LOADOUT
·
·
·
·
·
·
·
·
·
·
Command Register 3 (CR3) (CR39–CR30)