- 您現在的位置：買賣IC網 > PDF目錄374047 > ADV7302A (Analog Devices, Inc.) 32X2 SHROUDED VERT. HDR PDF資料下載
參數資料
| 型號： | ADV7302A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 32X2 SHROUDED VERT. HDR |
| 中文描述： | 多格式統計，逐行掃描/ HDTV視頻編碼器與六11位DAC |
| 文件頁數： | 25/68頁 |
| 文件大?。?/td> | 1177K |
| 代理商： | ADV7302A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
REV. A
ADV7302A/ADV7303A
–25–
Table VIII. SD Registers
Subaddress
Register
Bit Description
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
Reset
4Ah
SD Timing Register 0
SD Slave/Master Mode
0
Slave Mode
1
Master Mode
SD Timing Mode
0
0
Mode 0
0
1
Mode 1
1
0
Mode 2
1
1
Mode 3
SD
BLANK
Input
0
Enabled
1
Disabled
SD Luma Delay
0
0
No Delay
0
1
2 Clock Cycles
1
0
4 Clock Cycles
1
1
6 Clock Cycles
SD Min. Luma Value
0
–40 IRE
1
–7.5 IRE
SD Timing Reset
X
0
0
0
0
0
0
0
A low-high-low
transistion will reset the
internal SD timing
counters.
Ta = 1 Clock Cycle
4Bh
SD Timing Register 1
0
0
0
1
Ta = 4 Clock Cycles
1
0
Ta = 16 Clock Cycles
1
1
Ta = 128 Clock Cycles
0
0
Tb = 0 Clock Cycle
0
1
Tb = 4 Clock Cycles
1
0
Tb = 8 Clock Cycles
1
1
Tb = 18 Clock Cycles
X
0
Tc = Tb
X
1
Tc = Tb + 32 μs
0
0
1 Clock Cycle
0
1
4 Clock Cycles
1
0
16 Clock Cycles
1
1
128 Clock Cycles
0
0
0 Clock Cycle
0
1
1 Clock Cycle
1
0
2 Clock Cycles
1
1
3 Clock Cycles
4Ch
SD F
SC
Register 0
X
X
X
X
X
X
X
X
Subcarrier Frequency
Bits 7–0
Subcarrier Frequency
Bits 15–8
Subcarrier Frequency
Bits 23–16
Subcarrier Frequency
Bits 31–24
Subcarrier Phase Bits
9–2
Extended Data Bits 7–0 00h
16h
4Dh
SD F
SC
Register 1
X
X
X
X
X
X
X
X
7Ch
4Eh
SD F
SC
Register 2
X
X
X
X
X
X
X
X
F0h
4Fh
SD F
SC
Register 3
X
X
X
X
X
X
X
X
21h
50h
SD F
SC
Phase
X
X
X
X
X
X
X
X
00h
51h
SD Closed Captioning Extended Data on Even
Fields
X
X
X
X
X
X
X
X
52h
SD Closed Captioning Extended Data on Even
Fields
Data on Odd Fields
X
X
X
X
X
X
X
X
Extended Data Bits
15–8
Data Bits 7–0
00h
53h
SD Closed Captioning
X
X
X
X
X
X
X
X
00h
54h
SD Closed Captioning
Data on Odd Fields
X
X
X
X
X
X
X
X
Data Bits 15–8
00h
55h
SD Pedestal Register 0 Pedestal on Odd Fields
17
16
15
14
13
12
11
10
00h
56h
SD Pedestal Register 1 Pedestal on Odd Fields
25
24
23
22
21
20
19
18
00h
57h
SD Pedestal Register 2 Pedestal on Even Fields
17
16
15
14
13
12
11
10
00h
58h
SD Pedestal Register 3 Pedestal on Even Fields
25
24
23
22
21
20
19
18
00h
Setting any of these bits
to 1 will disable
pedestal on the line
number indicated by
the bit settings.
08h
00h
SD
HSYNC
to
VSYNC
Delay
HSYNC
to Pixel Data
Adjust
SD
HSYNC
to
VSYNC
Rising Edge Delay (Mode 1
Only); VSYNC Width
(Mode 2 Only)
SD
HSYNC
Width
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7302AKST | Sand Paper; Abrasive Grade:A VFN; Color:Maroon; Pack Quantity:6; Roll Length:30ft; Width:2" |
| ADV7303A | Sand Paper; Abrasive Grade:A VFN; Color:Maroon; Pack Quantity:4; Roll Length:30ft; Width:3" |
| ADV7303AKST | Sand Paper; Abrasive Grade:T; Color:White; Pack Quantity:3; Roll Length:30ft; Width:4" |
| ADV7310 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7310KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7302AKST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs |
| ADV7303A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs |
| ADV7303AKST | 制造商:Rochester Electronics LLC 功能描述:150MHZ HD 108MHZ PROG SCAN 11BIT ENC I.C - Bulk 制造商:Analog Devices 功能描述: |
| ADV73045701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73045702 | 制造商:LG Corporation 功能描述:Frame Assembly |
發布緊急采購，3分鐘左右您將得到回復。