欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADV7344
廠商: Analog Devices, Inc.
英文描述: Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs
中文描述: 多格式視頻編碼器6 14位噪聲整形視頻DAC
文件頁數: 15/88頁
文件大小: 1078K
代理商: ADV7344
ADV7344
Rev. 0 | Page 15 of 88
Y0
Y1
Y2
Y3
b
a
Cr2
Cb2
Cr0
Cb0
c
Y OUTPUT
Y9 TO Y2/Y9 TO Y0
C9 TO C2/C9 TO C0
P_HSYNC
P_VSYNC
P_BLANK
a AND b AS PER RELEVANT STANDARD.
c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING
SPECIFICATION SECTION OF THE DATA SHEET.
A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT
AFTER A TIME EQUAL TO THE PIPELINE DELAY.
Figure 16. HD-SDR, 16-/20-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram
0
Y9 TO Y2/Y9 TO Y0
Cb0
Y0
Cr0
Y1
b
a
P_HSYNC
P_VSYNC
P_BLANK
c
Y OUTPUT
a AND b AS PER RELEVANT STANDARD.
c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING
SPECIFICATION SECTION OF THE DATA SHEET.
A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT
AFTER A TIME EQUAL TO THE PIPELINE DELAY.
0
Figure 17. HD-DDR, 8-/10-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram
相關PDF資料
PDF描述
ADV7344BSTZ Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs
ADV7390 Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7390BCPZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7390BCPZ-REEL Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7390EBZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
相關代理商/技術參數
參數描述
ADV7344BSTZ 制造商:Analog Devices 功能描述:
ADV73505501 制造商:LG Corporation 功能描述:Frame Assembly
ADV73506801 制造商:LG Corporation 功能描述:Frame Assembly
ADV73625610 制造商:LG Corporation 功能描述:Frame Assembly
ADV73625613 制造商:LG Corporation 功能描述:Frame Assembly
主站蜘蛛池模板: 广宁县| 宝丰县| 板桥市| 土默特右旗| 互助| 阿拉善左旗| 九台市| 迁安市| 岚皋县| 夏河县| 壤塘县| 连城县| 裕民县| 武胜县| 霞浦县| 祁连县| 光泽县| 西充县| 响水县| 仁怀市| 达日县| 海盐县| 淮滨县| 富源县| 同德县| 加查县| 宁武县| 孝义市| 辽宁省| 铁力市| 建瓯市| 镇赉县| 金坛市| 香河县| 任丘市| 习水县| 阜宁县| 措勤县| 漳平市| 玉溪市| 阜新市|