欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: B9946
廠商: Cypress Semiconductor Corp.
英文描述: 3.3V, 160-MHz, 1:10 Clock Distribution Buffer
中文描述: 3.3伏,160兆赫,1:10時鐘分配緩沖區
文件頁數: 1/5頁
文件大?。?/td> 57K
代理商: B9946
3.3V, 160-MHz, 1:10 Clock Distribution Buffer
B9946
Cypress Semiconductor Corporation
Document #: 38-07077 Rev. *C
3901 North First Street
San Jose
CA 95134
Revised December 22, 2002
408-943-2600
Product Features
160-MHz Clock Support
LVCMOS/LVTTL Compatible Inputs
10 Clock Outputs: Drive up to 20 Clock Lines
1X or 1/2X Configurable Outputs
Output Three-state Control
250 ps Maximum Output-to-Output Skew
Pin Compatible with MPC946
Industrial Temp. Range: –40°C to +85°C
32-Pin TQFP Package
Description
The B9946 is a low-voltage clock distribution buffer with the
capability to select one of two LVCMOS/LVTTL compatible in-
put clocks. These clock sources can be used to provide for test
clocks as well as the primary system clocks. All other control
inputs are LVCMOS/LVTTL compatible. The 10 outputs are
3.3V LVCMOS or LVTTL compatible and can drive two series
terminated 50
transmission lines. With this capability the
B9946 has an effective fanout of 1:20.
The B9946 is capable of generating 1X and 1/2X signals from
a 1X source. These signals are generated and retimed inter-
nally to ensure minimal skew between the 1X and 1/2X sig-
nals. SEL(A:C) inputs allow flexibility in selecting the ratio of
1X to1/2X outputs.
The B9946 outputs can also be three-stated via MR/OE# in-
put. When MR/OE# is set HIGH, it resets the internal flip-flops
and three-states the outputs.
Pin Configuration
B9946
M
V
Q
V
Q
V
Q
V
V
Q
V
Q
V
Q
V
Q
VSS
QB0
VDDC
QB1
VSS
QB2
VDDC
VDDC
TCLK_SEL
VDD
TCLK0
TCLK1
DSELA
DSELB
DSELC
VSS
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
1
1
1
1
1
1
1
3
3
3
2
2
2
2
2
3
QA0:2
3
QB0:2
4
QC0:3
0
1
0
1
0
1
0
1
/1
/2
R
TCLK0
TCLK_SEL
TCLK1
DSELA
DSELB
DSELC
MR/OE#
Block Diagram
相關PDF資料
PDF描述
B9946CA 3.3V, 160-MHz, 1:10 Clock Distribution Buffer
B9947 3.3V, 160-MHz, 1:9 Clock Distribution Buffer
B9947CA 3.3V, 160-MHz, 1:9 Clock Distribution Buffer
b9s 0.5A SURFACE MOUNT GLASS PASSIVATED BRIDGE RECTIFIER
BA-3G12UW green chips, which are made from GaP on GaP substrate.
相關代理商/技術參數
參數描述
B9946CA 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 160-MHz, 1:10 Clock Distribution Buffer
B9947 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 160-MHz, 1:9 Clock Distribution Buffer
B9947CA 制造商: 功能描述: 制造商:undefined 功能描述:
B9948 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 160-MHz, 1:12 Clock Distribution Buffer
B9948CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC
主站蜘蛛池模板: 城步| 泗洪县| 林口县| 民和| 绥芬河市| 钟山县| 应城市| 衡阳市| 青阳县| 荃湾区| 呼图壁县| 钦州市| 河西区| 巴塘县| 通山县| 阜城县| 宾阳县| 沁源县| 上高县| 昌都县| 新绛县| 荔波县| 怀来县| 磐安县| 格尔木市| 盐城市| 克东县| 延津县| 兴宁市| 韶关市| 定兴县| 观塘区| 华坪县| 万宁市| 汝南县| 富裕县| 留坝县| 黄浦区| 安岳县| 通化市| 四会市|