- 您現在的位置：買賣IC網 > PDF目錄379817 > CD4096BMS (Intersil Corporation) CMOS J-K Master-Slave Flip-Flops(CMOS J-K 主從觸發器) PDF資料下載
參數資料
| 型號： | CD4096BMS |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS J-K Master-Slave Flip-Flops(CMOS J-K 主從觸發器) |
| 中文描述： | 的CMOS JK主從觸發器（的CMOS JK主從觸發器） |
| 文件頁數： | 1/10頁 |
| 文件大?。?/td> | 101K |
| 代理商： | CD4096BMS |
7-1094
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4095BMS
CD4096BMS
CMOS Gated J-K
Master-Slave Flip-Flops
Features
Set-Reset Capability
High Voltage Types (20V Rating)
CD4095BMS Non-Inverting J and K Inputs
CD4096BMS Inverting and Non-Inverting J and K
Inputs
16MHz Toggle Rate (Typ.) at VDD - VSS = 10V
Gated Inputs
100% Tested for Quiescent Current at 20V
5V, 10V and 15V Parametric Ratings
Standardized Symmetrical Output Characteristics
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Meets all requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
Registers
Counters
Control Circuits
Description
CD4095BMS and CD4096BMS are J-K Master-Slave Flip-
Flops featuring separate AND gating of multiple J and K
inputs. The gated J-K inputs control transfer of information
into the master section during clocked operation. Information
on the J-K inputs is transferred to the Q and Q outputs on
the positive edge of the clock pulse. SET and RESET inputs
(active high) are provided for asynchronous operation.
The CD4095BMS and CD4096BMS are supplied in these 14
lead outline packages:
Braze Seal DIP
Frit Seal DIP
H4Q
H1A
File Number
3331
Pinouts
CD4095BMS
TOP VIEW
CD4096BMS
TOP VIEW
Functional Diagrams
CD4095BMS
CD4096BMS
NC
RESET
J1
J2
J3
Q
VSS
VDD
SET
CLOCK
K1
K2
K3
Q
1
2
3
4
5
6
7
14
13
12
11
10
9
8
NC
RESET
J1
J2
J3
Q
VSS
VDD
SET
CLOCK
K1
K2
K3
Q
1
2
3
4
5
6
7
14
13
12
11
10
9
8
NC = NO CONNECTION
VDD = 14
VSS = 7
NC = 1
SET
J2
J3
13
3
4
5
J1
K2
K3
11
10
9
K1
12
CLOCK
S
J
Q
CL
K
R
Q
Q
Q
RESET
2
6
8
VDD = 14
VSS = 7
NC = 1
SET
J2
J3
13
3
4
5
J1
K2
K3
11
10
9
K1
12
CLOCK
S
J
Q
CL
K
R
Q
Q
Q
RESET
2
6
8
December 1992
相關PDF資料 |
PDF描述 |
|---|---|
| CD4095BMS | CMOS J-K Master-Slave Flip-Flops(CMOS J-K 主從觸發器) |
| CD4098BMS | CMOS Dual Monostable Multivibrator(CMOS雙路單穩態多頻振蕩器) |
| CD4098 | Dual Differential Comparator 8-PDIP -40 to 125 |
| CD4098 | Dual Differential Comparator 8-PDIP -40 to 125 |
| CD4099BC | 8-Bit Addressable Latch(8位地址鎖存器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CD4097BE | 功能描述:多路器開關 IC 8Ch Analog RoHS:否 制造商:Texas Instruments 通道數量:1 開關數量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| CD4097BEE4 | 功能描述:多路器開關 IC CMOS Analog Mult/ Demult RoHS:否 制造商:Texas Instruments 通道數量:1 開關數量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| CD4097BF3 | 制造商:Harris Corporation 功能描述: |
| CD4097BM | 功能描述:多路器開關 IC CMOS Analog Multipl/ Demultiplexer RoHS:否 制造商:Texas Instruments 通道數量:1 開關數量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| CD4097BM96 | 功能描述:多路器開關 IC CMOS Analog Multipl/ Demultiplexer RoHS:否 制造商:Texas Instruments 通道數量:1 開關數量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
發布緊急采購，3分鐘左右您將得到回復。