- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379830 > CDC2510BPW (Texas Instruments, Inc.) 3.3-V PHASE-LOCK LOOP CLOCK DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | CDC2510BPW |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| 中文描述： | 3.3 - V相位鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大小： | 146K |
| 代理商： | CDC2510BPW |
CDC2510B
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS612 – SEPTEMBER 1998
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Designed to Meet PC SDRAM Registered
DIMM Specification
Spread Spectrum Clock Compatible
Operating Frequency 25 MHz to 125 MHz
tPhase Error Minus Jitter at 66MHz to
100MHz is
±
150ps
Jitter (pk – pk) at 66 MHz to 100 MHz is
±
80ps
Jitter (cyc – cyc) at 66 MHz to 100 MHz is
|100 ps|
Available in Plastic 24-Pin TSSOP
Phase-Lock Loop Clock Distribution for
Synchronous DRAM Applications
Distributes One Clock Input to One Bank of
Ten Outputs
Separate Output Enable for Each Output
Bank
External Feedback (FBIN) Terminal Is Used
to Synchronize the Outputs to the Clock
Input
On-Chip Series Damping Resistors
No External RC Network Required
Operates at 3.3-V
description
The CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL
to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs. The CDC2510B operates at 3.3-V V
CC
. It also
provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted
to 50 percent, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output
enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input
is low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2510B does not require external RC networks. The loop filter
for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2510B requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required, following power up and application
of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback
signals. The PLL can be bypassed for test purposes by strapping AV
CC
to ground.
The CDC2510B is characterized for operation from 0
°
C to 70
°
C.
For application information refer to application reports High Speed Distribution Design Techniques for
CDC509/516/2509/2510/2516(literature number SLMA003) and Using CDC2509A/2510A PLL with Spread
Spectrum Clocking (SSC)(literature number SCAA039).
Copyright
1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
CLK
AV
CC
V
CC
1Y9
1Y8
GND
GND
1Y7
1Y6
1Y5
V
CC
FBIN
1
2
3
4
5
6
7
8
9
10
11
12
AGND
V
CC
1Y0
1Y1
1Y2
GND
GND
1Y3
1Y4
V
CC
G
FBOUT
24
23
22
21
20
19
18
17
16
15
14
13
PW PACKAGE
(TOP VIEW)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDC2510PW | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2516DGG | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2587 | Octal Divided -by-2 Circuit/Clock Driver(3.3V鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
| CDC303 | "1-To-8 |
| CDC3244 | 3.3-V ABT Octal Clock Driver with 3 State Output(3.3VABT八時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDC2510BPWLE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| CDC2510BPWR | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3VPhase Lock Loop ClockDrvr RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDC2510BPWRG4 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V Ph-Lock Loop Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDC2510BSTE-E | 功能描述:IC 3.3V PLL CLOCK DVR 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| CDC2510C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。