- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379884 > CGS3321 (Fairchild Semiconductor Corporation) CMOS Crystal Clock Generators(CMOS晶體時(shí)鐘發(fā)生器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CGS3321 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | CMOS Crystal Clock Generators(CMOS晶體時(shí)鐘發(fā)生器) |
| 中文描述： | 水晶時(shí)鐘發(fā)生器的CMOS的CMOS（晶體時(shí)鐘發(fā)生器） |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大小： | 89K |
| 代理商： | CGS3321 |
September 1195
Revised March 1999
C
1999 Fairchild Semiconductor Corporation
DS011503.prf
www.fairchildsemi.com
CGS3321 CGS3322
CMOS Crystal Clock Generators
General Description
The CGS3321 and CGS3322 devices are designed for
Clock Generation and Support (CGS) applications up to
110 MHz. The CGS332x series of devices are crystal con-
trolled CMOS oscillators requiring a minimum of external
components. The 332x devices provide selectable output
divide ratio. The circuit is designed to operate over a wide
frequency range using fundamental mode or overtone crys-
tals.
Features
I
Fairchild’s CGS family of devices for high frequency
clock source applications
I
Crystal frequency operation range:
fundamental: 10 MHz to 100 MHz typical
3rd or 5th overtone: 10 MHz to 95 MHz
I
1000V ESD protection on OCS_IN and OSC_OUT pins.
2000V ESD protection on all other pins
I
Output current drive of 48 mA for I
OL
/I
OH
I
FACT
CMOS output levels
I
Output has high speed short circuit protection
I
Intended for Pierce oscillator applications
I
Hysteresis inputs to improve noise margin
I
CGS3321 has duty cycle adjust
I
CGS3322 has 1, 2, 4 divide ratio
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
CGS3321
CGS3322
Truth Table
Division Selection
Note:
Actual value of the floating DIVB input is V
CC/2
FACT
is a trademark of Fairchild Semiconductor Corporation.
Order Number
CGS3321M
CGS3322M
Package Number Package Description
M08A
8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body
M08A
8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body
DIVB
F
1
0
OEH
X
1
1
Divider Output
Divide-by 1
Divide-by 2
Divide-by 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CGS3322 | CMOS Crystal Clock Generators(CMOS晶體時(shí)鐘發(fā)生器) |
| CGS3321M | CMOS Crystal Clock Generators |
| CGS3322M | CMOS Crystal Clock Generators |
| CGS410 | Programmable Clock Generator |
| CGS700TV | Commercial Low Skew PLL 1 to 9 CMOS Clock Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CGS3321M | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CMOS Cry Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CGS3321MX | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CMOS Cry Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CGS3321N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator |
| CGS3322 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:CMOS Crystal Clock Generators |
| CGS3322M | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CMOS Cry Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。