欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): CY7C1218H-133AXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 1-Mbit (32K x36) Pipelined Sync SRAM
中文描述: 32K X 36 CACHE SRAM, 4 ns, PQFP100
封裝: 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
文件頁(yè)數(shù): 1/16頁(yè)
文件大小: 363K
代理商: CY7C1218H-133AXC
1-Mbit (32K x36) Pipelined Sync SRAM
CY7C1218H
Cypress Semiconductor Corporation
Document #: 38-05667 Rev. *B
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised July 6, 2006
Features
Registered inputs and outputs for pipelined operation
32K × 36 common I/O architecture
3.3V core power supply (V
DD
)
2.5V/3.3V I/O power supply (V
DDQ
)
Fast clock-to-output times
— 3.5 ns (for 166-MHz device)
Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed write
Asynchronous output enable
Available in JEDEC-standard lead-free 100-Pin TQFP
package
“ZZ” Sleep Mode Option
Functional Description
[1]
The CY7C1218H SRAM integrates 32K x 36 SRAM cells with
advanced synchronous peripheral circuitry and a two-bit
counter for internal burst operation. All synchronous inputs are
gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
1
), depth-expansion Chip Enables (CE
2
and CE
3
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW
[A:D]
, and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the Byte Write control inputs. GW when active
LOW causes all bytes to be written.
The CY7C1218H operates from a +3.3V core power supply
while all outputs may operate either with a +2.5V or +3.3V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
ADDRESS
REGISTER
ADV
CLK
BURST
COUNTER
AND
LOGIC
CLR
Q1
Q0
ADSP
ADSC
MODE
BWE
GW
CE
1
CE
2
CE
3
OE
ENABLE
REGISTER
OUTPUT
REGISTERS
AMPS
OUTPUT
BUFFERS
E
PIPELINED
ENABLE
INPUT
REGISTERS
A0, A1, A
BW
B
BW
C
BW
D
BW
A
ARRAY
SLEEP
CONTROL
ZZ
A
[1:0]
2
DQ
A
,DQP
A
BYTE
WRITE REGISTER
DQ
B,
DQP
B
BYTE
WRITE REGISTER
DQ
C
,DQP
C
BYTE
WRITE REGISTER
DQ
D,
DQ
D
BYTE
WRITE REGISTER
DQ
A,
DQP
A
BYTE
WRITE DRIVER
DQ
B,
DQP
B
BYTE
WRITE DRIVER
DQ
C
,DQP
C
BYTE
WRITE DRIVER
DQ
D
,DQP
D
BYTE
WRITE DRIVER
DQP
A
DQP
B
DQP
C
DQP
D
DQs
Logic Block Diagram
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1218H-133AXI 1-Mbit (32K x36) Pipelined Sync SRAM
CY7C1219F 2.5V, 170 MHz, 5 Output SSTL-2 Zero Delay Clock Driver
CY7C1219F-133AC 1-Mbit (32K x 36) Pipelined DCD Sync SRAM
CY7C1223H 2-Mbit (128K x 18) Pipelined DCD Sync SRAM
CY7C1223H-133AXC 2-Mbit (128K x 18) Pipelined DCD Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1218H-166AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1.125MBIT 32KX36 3.5NS 100TQFP - Bulk
CY7C1219F-133AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C12235DC 制造商:CYPRESS 功能描述:New
CY7C122-35PC 制造商:Cypress Semiconductor 功能描述:
CY7C1223F-133AC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:
主站蜘蛛池模板: 陇西县| 石渠县| 饶河县| 太仓市| 镇坪县| 滨州市| 集安市| 高安市| 丰城市| 阿拉善盟| 景东| 田阳县| 禹州市| 福州市| 和硕县| 松滋市| 乳源| 郸城县| 福海县| 汝阳县| 清河县| 株洲市| 当雄县| 西青区| 湘乡市| 旺苍县| 清河县| 阿拉善盟| 孙吴县| 青岛市| 贵溪市| 日照市| 昭平县| 贺州市| 尉氏县| 赤峰市| 志丹县| 南木林县| 吴江市| 平泉县| 青海省|