- 您現在的位置：買賣IC網 > PDF目錄380204 > CY7C1423AV18 (Cypress Semiconductor Corp.) 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture(2字Burst結構，36-Mbit DDR-II SIO SRAM) PDF資料下載
參數資料
| 型號： | CY7C1423AV18 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture(2字Burst結構，36-Mbit DDR-II SIO SRAM) |
| 中文描述： | 36兆位的DDR - II二氧化硅的SRAM 2字突發架構（2字突發結構,36 -兆位的DDR - II二氧化硅的SRAM） |
| 文件頁數： | 1/28頁 |
| 文件大小： | 418K |
| 代理商： | CY7C1423AV18 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
36-Mbit DDR-II SIO SRAM 2-Word
Burst Architecture
CY7C1422AV18
CY7C1429AV18
CY7C1423AV18
CY7C1424AV18
Cypress Semiconductor Corporation
Document Number: 38-05617 Rev. *C
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 26, 2006
Features
36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36)
300-MHz clock for high bandwidth
2-Word burst for reducing address bus frequency
Double Data Rate (DDR) interfaces
(data transferred at 600 MHz) @ 300 MHz
Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
Two input clocks for output data (C and C) to minimize
clock-skew and flight-time mismatches
Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
Synchronous internally self-timed writes
1.8V core power supply with HSTL inputs and outputs
Variable drive HSTL output buffers
Expanded HSTL output voltage (1.4V–V
DD
)
Available in 165-ball FBGA package (15 x 17 x 1.4 mm)
Offered in both lead-free and non lead-free packages
JTAG 1149.1 compatible test access port
Delay Lock Loop (DLL) for accurate data placement
Configuration
CY7C1422AV18–4M x 8
CY7C1429AV18–4M x 9
CY7C1423AV18–2M x18
CY7C1424AV18–1M x 36
Functional Description
The CY7C1422V18, CY7C1429AV18, CY7C1423V18,
CY7C1424V18 are 1.8V Synchronous Pipelined SRAMs
equipped with DDR-II SIO (Double Data Rate Separate I/O)
architecture. The DDR-II SIO consists of two separate ports to
access the memory array. The Read port has dedicated Data
outputs and the Write port has dedicated Data inputs to
completely eliminate the need to “turn around’ the data bus
required with common I/O devices. Access to each port is
accomplished using a common address bus. Addresses for
Read and Write are latched on alternate rising edges of the
input (K) clock. Write data is registered on the rising edges of
both K and K. Read data is driven on the rising edges of C and
C if provided, or on the rising edge of K and K if C/C are not
provided. Each address location is associated with two 8-bit
words in the case of CY7C1422AV18, two 9-bit words in the
case of CY7C1429AV18, two 18-bit words in the case of
CY7C1423AV18, and two 36-bit words in the case of
CY7C1424AV18, that burst sequentially into or out of the
device.
Asynchronous inputs include output impedance matching
input (ZQ). Synchronous data outputs are tightly matched to
the two output echo clocks CQ/CQ, eliminating the need for
separately capturing data from each individual DDR-II SIO
SRAM in the system design. Output data clocks (C/C) enable
maximum system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K/K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clock. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Selection Guide
300 MHz
300
825
278 MHz
278
775
250 MHz
250
700
200 MHz
200
600
167 MHz
167
500
Unit
MHz
mA
Maximum Operating Frequency
Maximum Operating Current
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1424AV18 | 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture(2字Burst結構，36-Mbit DDR-II SIO SRAM) |
| CY7C1429AV18 | 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture(2字Burst結構，36-Mbit DDR-II SIO SRAM) |
| CY7C1425AV18 | 36-Mb QDR-II SRAM（2-Word Burst結構）(36-Mb QDR-II SRAM（2-Word Burst結構）) |
| CY7C1426AV18 | 36-Mbit QDR-II SRAM 4-Word Burst Architecture(4字Burst結構,36-Mbit QDR-II SRAM) |
| CY7C1427AV18 | 36-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結構，36-Mbit DDR-II SRAM) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C1423AV18-167BZC | 功能描述:靜態隨機存取存儲器 2Mx18 Burst 2 靜態隨機存取存儲器 COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1423AV18-167BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.5NS 165FBGA - Bulk |
| CY7C1423AV18-167BZXC | 功能描述:靜態隨機存取存儲器 2Mx18 Burst 2 靜態隨機存取存儲器 COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1423AV18-200BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FBGA - Bulk |
| CY7C1423AV18-200BZXC | 功能描述:靜態隨機存取存儲器 2Mx18 Burst 2 靜態隨機存取存儲器 COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。