- 您現在的位置：買賣IC網 > PDF目錄380205 > CY7C1485V33-250BGC (CYPRESS SEMICONDUCTOR CORP) 2M x 36/4M x 18 Pipelined DCD SRAM PDF資料下載
參數資料
| 型號： | CY7C1485V33-250BGC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 2M x 36/4M x 18 Pipelined DCD SRAM |
| 中文描述： | 4M X 18 CACHE SRAM, 2.6 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119 |
| 文件頁數： | 1/29頁 |
| 文件大小： | 507K |
| 代理商： | CY7C1485V33-250BGC |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
PRELIMINARY
2M x 36/4M x 18 Pipelined DCD SRAM
CY7C1484V33
CY7C1485V33
Cypress Semiconductor Corporation
Document #: 38-05285 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised January 18, 2003
Features
Fast clock speed: 250, 200, and 167 MHz
Provide high-performance 3-1-1-1 access rate
Fast access time: 2.6, 3.0, and 3.4 ns
Optimal for depth expansion
Single 3.3V –5% and +5% power supply V
DD
Separate V
DDQ
for 3.3V or 2.5V
Common data inputs and data outputs
Byte Write Enable and Global Write control
Chip enable for address pipeline
Address, data, and control registers
Internally self-timed Write Cycle
Burst control pins (interleaved or linear burst
sequence)
Automatic power-down for portable applications
High-density, high-speed packages
JTAG boundary scan for BGA packaging version
Available in 119-ball bump BGA and 100-pin TQFP
packages (CY7C1484V33 and CY7C1485V33).
165-ball FBGA will be offered on an opportunity basis.
(Please contact Cypress sales or marketing)
Functional Description
The Cypress Synchronous Burst SRAM family employs
high-speed, low-power CMOS designs using advanced
single-layer polysilicon, triple-layer metal technology. Each
memory cell consists of six transistors.
The CY7C1484V33 and CY7C1485V33 SRAMs integrate
2,097,152
×
36/4,194,304
×
18 SRAM cells with advanced
synchronous peripheral circuitry and a two-bit counter for
internal burst operation. All synchronous inputs are gated by
registers controlled by a positive-edge-triggered Clock Input
(CLK). The synchronous inputs include all addresses, all data
inputs, address-pipelining Chip Enable (CE), burst control
inputs (ADSC, ADSP, and ADV), write enables (BW
a
, BW
b
,
BW
c
, BW
d
, and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable (OE) and
burst mode control (MODE). The data (DQx) and the data
parity (DPx) outputs, enabled by OE, are also asynchronous.
DQa,b,c,d and DPa,b,c,d apply to CY7C1484V33 and DQa,b
and DPa,b apply to CY7C1485V33. a, b, c, and d each are
eight bits wide in the case of DQ and one bit wide in the case
of DP.
Addresses and chip enables are registered with either
Address Status Processor (ADSP) or Address Status
Controller (ADSC) input pins. Subsequent burst addresses
can be internally generated as controlled by the Burst Advance
Pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate self-timed Write cycle. Write cycles can be one to
four bytes wide as controlled by the write control inputs.
Individual byte write allows individual byte to be written. BW
a
controls DQa and DPa. BW
b
controls DQb and DPb. BW
c
controls DQc and DPd. BW
d
controls DQ and DPd. BW
a
, BW
b
,
BW
c
, BW
d
can be active only with BWE being LOW. GW being
LOW causes all bytes to be written. Write pass-through
capability allows written data available at the output for the
immediately next Read cycle. This device also incorporates
pipelined enable circuit for easy depth expansion without
penalizing system performance.
The CY7C1484V33/CY7C1485V33 are both double-cycle
deselect parts.All inputs and outputs of the CY7C1484V33,
CY7C1485V33 are JEDEC standard JESD8-5-compatible.
Selection Guide
CY7C1484V33-
250
CY7C1485V33-
250
2.6
TBD
TBD
CY7C1484V33-
200
CY7C1485V33-
200
3.0
TBD
TBD
CY7C1484V33-
167
CY7C1485V33-
167
3.4
TBD
TBD
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
Shaded areas contain advance information.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1486V25-200BGXI | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C1480V25 | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C1486V25-250BGC | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C148 | 1K x 4 Static RAM |
| CY7C150-15DMB | 1Kx4 Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C149 WAF | 制造商:Cypress Semiconductor 功能描述: |
| CY7C149-45PC | 功能描述:1KX4 18-PIN SRAM RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應商設備封裝:8-MFP 包裝:帶卷 (TR) |
| CY7C150-10DC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C150-15PC | 制造商:Rochester Electronics LLC 功能描述:4K (1K X 4)- 24 PIN 300 MIL SEPARATE I/O & RESET SRAM - Bulk |
| CY7C15025PC | 制造商:CYPRESS 功能描述:* |
發布緊急采購，3分鐘左右您將得到回復。