- 您現在的位置：買賣IC網 > PDF目錄376630 > DDX4100A PDF資料下載
參數資料
| 型號： | DDX4100A |
| 文件頁數： | 23/27頁 |
| 文件大小： | 1737K |
| 代理商： | DDX4100A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁
DDX-4100
DDX Gain Compression
Since a full-scale output of the GC/Vol block is mapped to full output modulation, any signal exceeding
0dBFS at the output of the GC/Vol block will clip. The purpose of the compression algorithm is to reduce
the gain of the system when 0dBFS has been exceeded. This eliminates clipping, thus performing an
output limiting function. This yields constant output once the gained input exceeds 0dBFS.
With DDX_GAIN_0 set to 1, the output of the GC/Vol block is compared to a threshold set just below
0dBFS. When the GC/Vol exceeds this threshold the system gain is reduced following a set time constant
at a set gain reduction rate. The gain reduction is stored as a variable. If the subsequent output of GC/Vol
remains below a lower threshold for a set time, the gain is increased following another set time, at a set
gain rate. Thus, seven constants determine the attack, release and limiting characteristics of the
compression algorithm. These constants have been tuned for the lowest perceived audio distortion when
reducing the dynamic range of a recording due to 0dBFS being exceeded.
OUTPUT
GAIN/VOLUME
INPUT
+
SATURATION
ATTENUATION
GAIN
RMS
LIMITER
Figure 12 Gain Limiter
Table 5 SRC Threshold
SRC_THR_0
SRC_THR_1
0
1
0
1
Threshold Frequency
INACTIVE
58.875 to 61.125kHz
78.973 to 81.000kHz
Always active
0
0
1
1
12.10 Configuration Register B (CRB) (address 5Ch)
D15
D14
D13
D12
D11
I2SO_
MSbLSb
LRCK_
Master
Pol
Master
_Pol
D10
I2SO_
Align
_2
D9
I2SO_
Align
_1
D8
I2SO_
Align
_0
D7
I2SI_
MSbLSb
D6
I2SI_
LRCK
_Master
D5
I2SI_
LRCL
_Pol
D4
I2SI_
BCK
_Master
D3
I2SI_
BICK
_Pol
D2
I2SI_
Align
_2
D1
I2SI_
Align
_1
D0
I2SI_
Align
_0
I2SO_
I2SO_
LRCK_
I2SO_
BCK_
I2SO_
BICK
23
Details and Specifications are subject to change without notice
相關PDF資料 |
PDF描述 |
|---|---|
| DDX4100ERRATA | DDX4100 Errata January 17 2002 |
| DDY-EJE-T2 | LED Colored Resin |
| DDY-EJE-T2U-1 | LED Colored Resin |
| DDY-EJE-U1 | LED Colored Resin |
| DDY-EJE-U2 | LED Colored Resin |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DDX-50P-K87 | 制造商:ITT Interconnect Solutions 功能描述:DDX-50P-K87 / 121551-1664 / D Sub |
| DDX-50S-0L2-A197-146 | 制造商:ITT Interconnect Solutions 功能描述:DDX-50S-0L2-A197-146 / 121551-0013 / D SUB |
| DDX-50S-A191-A197 | 制造商:ITT Interconnect Solutions 功能描述:DDX-50S-A191-A197 / 121551-1804 / D Sub |
| DDX8000-TRAY | 制造商:APOGEE TECHNOLOGY 功能描述:DDX 8 Channel Damped Ternary Controller |
| DDX8001-13TR | 制造商:APOGEE TECHNOLOGY 功能描述:DDX 8 Channel Damped Ternary Controller |
發布緊急采購，3分鐘左右您將得到回復。