- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376726 > DJIXE972MHEA4 (Intel Corp.) Single-Port 10/100 Mbps PHY Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | DJIXE972MHEA4 |
| 廠商： | Intel Corp. |
| 英文描述： | Single-Port 10/100 Mbps PHY Transceiver |
| 中文描述： | 單端口10/100 Mbps的物理層收發(fā)器 |
| 文件頁數(shù)： | 84/92頁 |
| 文件大小： | 666K |
| 代理商： | DJIXE972MHEA4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
84
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
Table 51
lists configuration bits.
Table 51. Configuration Register - Address 16, Hex 10
Bit
Name
Description
Type
1
Default
16.15
Reserved
Write as ‘0’. Ignore on Read.
R/W
0
16.14
Force Link Pass
0 = Normal operation
1 = Force Link pass
R/W
0
16.13
Transmit Disable
0 = Normal operation
1 = Disable Twisted Pair transmitter
R/W
0
16.12
Bypass Scrambler
(100BASE-TX)
0 = Normal operation
1 = Bypass Scrambler and Descrambler
R/W
0
16.11
Reserved
Write as ‘0’. Ignore on Read.
R/W
0
16.10
Jabber
(10BASE-T)
0 = Normal operation
1 = Disable Jabber Correction
R/W
0
16.9
SQE
(10BASE-T)
0 = Disable Heart Beat
1 = Enable Heart Beat
R/W
0
16.8
TP Loopback
(10BASE-T)
0 = Normal operation
1 = Disable TP loopback during half-duplex
operation
R/W
0
16.7
CRS Select
(10BASE-T)
0 = Normal Operation
1 = CRS deassert extends to RX_DV deassert
R/W
1
16.6
Reserved
Write as ‘0’. Ignore on Read.
R/W
0
16.5
PRE_EN
Preamble Enable.
0 = Set RX_DV high coincident with SFD.
1 = Set RX_DV high and RXD = preamble when
CRS is asserted.
NOTE:
Preamble is always enabled in 100 Mbps
operation.
R/W
0
16.4:3
Reserved
Write as ‘0’. Ignore on Read.
R/W
00
16.2
Reserved
Write as ‘0’. Ignore on Read.
R/W
0
16.1
Alternate NP
feature
0 = Disable alternate auto negotiate next page
feature.
1 = Enable alternate auto negotiate next page
feature.
This bit enables or disables the register bit 6.5
capability.
R/W
0
16.0
Reserved
Write as ‘0’. Ignore on Read.
R/W
0
1. R/W = Read /Write
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DJIXE972MKAA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKCA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKEA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MLAA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MLCA4 | Single-Port 10/100 Mbps PHY Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DJIXE972MKAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKEA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MLAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MLCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。