欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: DP83848YB-EVK/NOPB
廠商: National Semiconductor
文件頁數: 20/86頁
文件大小: 0K
描述: EVAL BOARD PHYTER EXTREME TEMP
標準包裝: 1
主要目的: 接口,以太網
已用 IC / 零件: DP83848YB
已供物品:
www.national.com
26
D
P
838
48
YB
4.1.1 Code-group Encoding and Injection
The code-group encoder converts 4-bit (4B) nibble data
generated by the MAC into 5-bit (5B) code-groups for
transmission. This conversion is required to allow control
data to be combined with packet data code-groups. Refer
to Table for 4B to 5B code-group mapping details.
The code-group encoder substitutes the first 8-bits of the
MAC preamble with a J/K code-group pair (11000 10001)
upon transmission. The code-group encoder continues to
replace subsequent 4B preamble and data nibbles with
corresponding 5B code-groups. At the end of the transmit
packet, upon the deassertion of Transmit Enable signal
from the MAC, the code-group encoder injects the T/R
code-group pair (01101 00111) indicating the end of the
frame.
After the T/R code-group pair, the code-group encoder
continuously injects IDLEs into the transmit data stream
until the next transmit packet is detected (reassertion of
Transmit Enable).
4.1.2 Scrambler
The scrambler is required to control the radiated emissions
at the media connector and on the twisted pair cable (for
100BASE-TX applications). By scrambling the data, the
total energy launched onto the cable is randomly distrib-
uted over a wide frequency range. Without the scrambler,
energy levels at the PMD and on the cable could peak
beyond FCC limitations at frequencies related to repeating
5B sequences (i.e., continuous transmission of IDLEs).
The scrambler is configured as a closed loop linear feed-
back shift register (LFSR) with an 11-bit polynomial. The
output of the closed loop LFSR is X-ORd with the serial
NRZ data from the code-group encoder. The result is a
scrambled data stream with sufficient randomization to
decrease radiated emissions at certain frequencies by as
much as 20 dB. The DP83848YB uses the PHY_ID (pins
PHYAD [4:0]) to set a unique seed value.
4.1.3 NRZ to NRZI Encoder
After the transmit data stream has been serialized and
scrambled, the data must be NRZI encoded in order to
comply with the TP-PMD standard for 100BASE-TX trans-
mission over Category-5 Unshielded twisted pair cable.
4.1.4 Binary to MLT-3 Convertor
The Binary to MLT-3 conversion is accomplished by con-
verting the serial binary data stream output from the NRZI
encoder into two binary data streams with alternately
phased logic one events. These two binary streams are
then fed to the twisted pair output driver which converts the
voltage to current and alternately drives either side of the
transmit transformer primary winding, resulting in a MLT-3
signal.
The 100BASE-TX MLT-3 signal sourced by the PMD Out-
put Pair common driver is slew rate controlled. This should
be considered when selecting AC coupling magnetics to
ensure TP-PMD Standard compliant transition times (3 ns
< Tr < 5 ns).
The 100BASE-TX transmit TP-PMD function within the
DP83848YB is capable of sourcing only MLT-3 encoded
data. Binary output from the PMD Output Pair is not possi-
ble in 100 Mb/s mode.
4.2 100BASE-TX RECEIVER
The 100BASE-TX receiver consists of several functional
blocks which convert the scrambled MLT-3 125 Mb/s serial
data stream to synchronous 4-bit nibble data that is pro-
vided to the MII. Because the 100BASE-TX TP-PMD is
integrated, the differential input pins, RD
±, can be directly
routed from the AC coupling magnetics.
See Figure 7 for a block diagram of the 100BASE-TX
receive function. This provides an overview of each func-
tional block within the 100BASE-TX receive section.
The Receive section consists of the following functional
blocks:
— Analog Front End
— Digital Signal Processor
— Signal Detect
— MLT-3 to Binary Decoder
— NRZI to NRZ Decoder
— Serial to Parallel
— Descrambler
— Code Group Alignment
—4B/5B Decoder
— Link Integrity Monitor
— Bad SSD Detection
4.2.1 Analog Front End
In addition to the Digital Equalization and Gain Control, the
DP83848YB includes Analog Equalization and Gain Con-
trol in the Analog Front End. The Analog Equalization
reduces the amount of Digital Equalization required in the
DSP.
4.2.2 Digital Signal Processor
The Digital Signal Processor includes Adaptive Equaliza-
tion with Gain Control and Base Line Wander Compensa-
tion.
相關PDF資料
PDF描述
200LLE8R2MEFC8X9 CAP ALUM 8.2UF 200V 20% RADIAL
462A423-51-0 BOOT MOLDED
M3DDA-1636J IDC CABLE - MKR16A/MC16G/MKR16A
0210200344 CABLE FLAT FLEX 4" 0.50MM 32POS
UPJ1V390MED1TD CAP ALUM 39UF 35V 20% RADIAL
相關代理商/技術參數
參數描述
DP83848YBX/NOPB 功能描述:以太網 IC RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83849C 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PHYTER? DUAL Commercial Temperature Dual Port 10/100 Mb/s Ethernet Physical Layer Transceiver
DP83849C_08 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PHYTER? DUAL Commercial Temperature Dual Port 10/100 Mb/s Ethernet Physical Layer Transceiver
DP83849CVS 功能描述:以太網 IC RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83849CVS 制造商:Texas Instruments 功能描述:TRANSCEIVER, ENET PHYTER, DUAL, 80TQFP 制造商:Texas Instruments 功能描述:TRANSCEIVER, ENET PHYTER, DUAL, 80TQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Digital IC Case Style:TQFP; No. of Pins:80; Interface Type:MII, RMII, Serial; Operating Temperature;RoHS Compliant: Yes
主站蜘蛛池模板: 大新县| 定远县| 保靖县| 读书| 奉新县| 芦山县| 松原市| 永定县| 永年县| 克什克腾旗| 南丹县| 万宁市| 浦北县| 会昌县| 乌苏市| 阿拉尔市| 丽江市| 肥东县| 清镇市| 上杭县| 万盛区| 瑞金市| 都兰县| 婺源县| 聂拉木县| 临颍县| 尖扎县| 汪清县| 泰和县| 江永县| 晴隆县| 平泉县| 松阳县| 新安县| 雷波县| 万宁市| 云梦县| 黄梅县| 镇赉县| 延安市| 临夏县|