- 您現在的位置：買賣IC網 > PDF目錄21331 > DSPIC33FJ16MC304T-I/PT (Microchip Technology)IC DSPIC MCU/DSP 16K 44TQFP PDF資料下載
參數資料
| 型號： | DSPIC33FJ16MC304T-I/PT |
| 廠商： | Microchip Technology |
| 文件頁數： | 66/76頁 |
| 文件大小： | 0K |
| 描述： | IC DSPIC MCU/DSP 16K 44TQFP |
| 產品培訓模塊： | Asynchronous Stimulus |
| 標準包裝： | 1,200 |
| 系列： | dsPIC™ 33F |
| 核心處理器： | dsPIC |
| 芯體尺寸： | 16-位 |
| 速度： | 40 MIP |
| 連通性： | I²C，IrDA，LIN，SPI，UART/USART |
| 外圍設備： | 欠壓檢測/復位，DMA，電機控制 PWM，QEI，POR，PWM，WDT |
| 輸入/輸出數： | 35 |
| 程序存儲器容量： | 16KB（16K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數據轉換器： | A/D 9x10b/12b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 帶卷 (TR) |
| 配用： | DM240001-ND - BOARD DEMO PIC24/DSPIC33/PIC32 |
| 其它名稱： | DSPIC33FJ16MC304T-I/PTTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
2007-2012 Microchip Technology Inc.
DS70283K-page 69
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
6.9
Configuration Mismatch Reset
To maintain the integrity of the peripheral pin select
control registers, they are constantly monitored with
shadow registers in hardware. If an unexpected
change in any of the registers occur (such as cell
disturbances caused by ESD or other external events),
a configuration mismatch Reset occurs.
The Configuration Mismatch Flag bit (CM) in the
Reset Control register (RCON<9>) is set to indicate
the
configuration
mismatch
Reset.
Refer
to
Section 10.0 “I/O Ports” for more information on the
configuration mismatch Reset.
6.10
Illegal Condition Device Reset
An illegal condition device Reset occurs due to the
following sources:
Illegal Opcode Reset
Uninitialized W Register Reset
Security Reset
The Illegal Opcode or Uninitialized W Access Reset
Flag bit (IOPUWR) in the Reset Control register
(RCON<14>) is set to indicate the illegal condition
device Reset.
6.10.1
ILLEGAL OPCODE RESET
A device Reset is generated if the device attempts to
execute an illegal opcode value that is fetched from
program memory.
The illegal opcode Reset function can prevent the
device from executing program memory sections that
are used to store constant data. To take advantage of
the illegal opcode Reset, use only the lower 16 bits of
each program memory section to store the data values.
The upper 8 bits should be programmed with 3Fh,
which is an illegal opcode value.
6.10.2
UNINITIALIZED W REGISTER
RESET
Any attempts to use the uninitialized W register as an
address pointer will Reset the device. The W register
array (with the exception of W15) is cleared during all
resets and is considered uninitialized until written to.
6.10.3
SECURITY RESET
If a Program Flow Change (PFC) or Vector Flow
Change (VFC) targets a restricted location in a
protected segment (Boot and Secure Segment), that
operation will cause a security Reset.
The PFC occurs when the Program Counter is
reloaded as a result of a Call, Jump, Computed Jump,
Return, Return from Subroutine, or other form of
branch instruction.
The VFC occurs when the Program Counter is
reloaded with an Interrupt or Trap vector.
Refer to Section 21.8 “Code Protection and
CodeGuard Security” for more information on
Security Reset.
6.11
Using the RCON Status Bits
The user application can read the Reset Control regis-
ter (RCON) after any device Reset to determine the
cause of the reset.
Table 6-3 provides a summary of the reset flag bit
operation.
TABLE 6-3:
RESET FLAG BIT OPERATION
Note:
The configuration mismatch feature and
associated reset flag is not available on all
devices.
Note:
The status bits in the RCON register
should be cleared after they are read so
that the next RCON register value after a
device Reset will be meaningful.
Flag Bit
Set by:
Cleared by:
TRAPR (RCON<15>)
Trap conflict event
POR,BOR
IOPWR (RCON<14>)
Illegal opcode or uninitialized
W register access or Security Reset
POR,BOR
CM (RCON<9>)
Configuration Mismatch
POR,BOR
EXTR (RCON<7>)
MCLR Reset
POR
SWR (RCON<6>)
RESET instruction
POR,BOR
WDTO (RCON<4>)
WDT time-out
PWRSAV instruction,
CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)
PWRSAV #SLEEP instruction
POR,BOR
IDLE (RCON<2>)
PWRSAV #IDLE instruction
POR,BOR
BOR (RCON<1>)
POR, BOR
—
POR (RCON<0>)
POR
—
Note: All Reset flag bits can be set or cleared by user software.
相關PDF資料 |
PDF描述 |
|---|---|
| P51-750-A-Y-D-4.5V-000-000 | SENSOR 750PSI 7/16-20-2B .5-4.5V |
| P51-3000-A-S-D-4.5OVP-000-000 | SENSOR 3000PSI 1/4-18NPT .5-4.5V |
| P51-100-G-AA-MD-5V-000-000 | SENSOR 100PSI 7/16-20UNF 1-5V |
| DSPIC33FJ32MC202T-I/SO | IC DSPIC MCU/DSP 32K 28SOIC |
| P51-200-S-H-P-20MA-000-000 | SENSOR 200PSIS M12 4-20 MA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| dsPIC33FJ256GP506A-E/MR | 功能描述:數字信號處理器和控制器 - DSP, DSC 16 Bit MCU/DSP 64LD 40MIPS 256KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ256GP506A-E/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16Bit 40MIPS 256KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSPIC33FJ256GP506A-H/MR | 制造商:Microchip Technology Inc 功能描述:16 BIT MCU/DSP 64LD 40MIPS 256KB FLASH - Trays |
| DSPIC33FJ256GP506A-H/PT | 制造商:Microchip Technology Inc 功能描述:16 BIT MCU/DSP 64LD 40MIPS 256KB FLASH - Trays |
| dsPIC33FJ256GP506A-I/MR | 功能描述:數字信號處理器和控制器 - DSP, DSC 16 Bit MCU/DSP 64LD 40MIPS 256KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。