- 您現在的位置：買賣IC網 > PDF目錄22006 > EP4CE40F29I8LN (Altera)IC CYCLONE IV E FPGA 40K 780FBGA PDF資料下載
參數資料
| 型號： | EP4CE40F29I8LN |
| 廠商： | Altera |
| 文件頁數： | 24/42頁 |
| 文件大小： | 0K |
| 描述： | IC CYCLONE IV E FPGA 40K 780FBGA |
| 產品培訓模塊： | Designing an IP Surveillance Camera Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview |
| 特色產品： | Cyclone? IV FPGAs |
| 標準包裝： | 36 |
| 系列： | CYCLONE® IV E |
| LAB/CLB數： | 2475 |
| 邏輯元件/單元數： | 39600 |
| RAM 位總計： | 1161216 |
| 輸入/輸出數： | 532 |
| 電源電壓： | 0.97 V ~ 1.03 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 780-BBGA |
| 供應商設備封裝： | 780-FBGA（29x29） |
| 其它名稱： | 544-2684 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
1–30
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
tLOCK (2)
—
1
—
1
—
—1
—
1—
—
1
ms
Notes to Table 1–32:
(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX
devices.
(2) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and
A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 2 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Typ
Max Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK (input
clock
frequency)
×10
5
—
200
5
—
155.5
5
—
155.5
5
—
155.5
5
—
132.5
MHz
×8
5
—
200
5
—
155.5
5
—
155.5
5
—
155.5
5
—
132.5
MHz
×7
5
—
200
5
—
155.5
5
—
155.5
5
—
155.5
5
—
132.5
MHz
×4
5
—
200
5
—
155.5
5
—
155.5
5
—
155.5
5
—
132.5
MHz
×2
5
—
200
5
—
155.5
5
—
155.5
5
—
155.5
5
—
132.5
MHz
×1
5
—
400
5
—
311
5
—
311
5
—
311
5
—
265
MHz
Device
operation in
Mbps
×10
100
—
400
100
—
311
100
—
311
100
—
311
100
—
265
Mbps
×8
80
—
400
80
—
311
80
—
311
80
—
311
80
—
265
Mbps
×7
70
—
400
70
—
311
70
—
311
70
—
311
70
—
265
Mbps
×4
40
—
400
40
—
311
40
—
311
40
—
311
40
—
265
Mbps
×2
20
—
400
20
—
311
20
—
311
20
—
311
20
—
265
Mbps
×1
10
—
400
10
—
311
10
—
311
10
—
311
10
—
265
Mbps
tDUTY
—
45
—
55
45
—
55
45
—
55
45
—
55
45
—
55
%
TCCS
—
200
—
200
—
200
—
200
—
200
ps
Output jitter
(peak to peak)
—
500
—
500
—
550
—
600
—
700
ps
tRISE
20 – 80%,
CLOAD =
5pF
—
500
—
500
—
500
—
500
—
500
—
ps
tFALL
20 – 80%,
CLOAD =
5pF
—
500
—
500
—
500
—
500
—
500
—
ps
tLOCK (3)
—
—1—
—
1
—
1
—
1
—
1
ms
Notes to Table 1–33:
(1) Applicable for true and emulated mini-LVDS transmitter.
(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at
the output pin of all I/O banks.
Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the
output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and
A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
相關PDF資料 |
PDF描述 |
|---|---|
| GEA18DTMI | CONN EDGECARD 36POS R/A .125 SLD |
| AGL1000V2-FGG256 | IC FPGA IGLOO 1.2-1.5V 256FPBGA |
| TAP107K006SRW | CAP TANT 100UF 6.3V 10% RADIAL |
| VE-273-CW-F2 | CONVERTER MOD DC/DC 24V 100W |
| 1624112-5 | INDUCTOR 33NH 600MA 0603 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EP4CE40U19I7N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 2475 LABs 328 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP4CE55 | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Family Overview |
| EP4CE55F17C8 | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet |
| EP4CE55F23C6 | 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 324 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP4CE55F23C6N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV E 3491 LABs 324 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發布緊急采購，3分鐘左右您將得到回復。