R" />

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: EP4CE75F23I8LN
廠商: Altera
文件頁數(shù): 33/42頁
文件大小: 0K
描述: IC CYCLONE IV E FPGA 75K 484FBGA
產(chǎn)品培訓模塊: Designing an IP Surveillance Camera
Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產(chǎn)品: Cyclone? IV FPGAs
標準包裝: 60
系列: CYCLONE® IV E
LAB/CLB數(shù): 4713
邏輯元件/單元數(shù): 75408
RAM 位總計: 2810880
輸入/輸出數(shù): 292
電源電壓: 0.97 V ~ 1.03 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BGA
供應商設(shè)備封裝: 484-FBGA(23x23)
其它名稱: 544-2678
Chapter 1: Cyclone IV Device Datasheet
1–39
Glossary
December 2013
Altera Corporation
R
RL
Receiver differential input discrete resistor (external to Cyclone IV devices).
Receiver Input
Waveform
Receiver input waveform for LVDS and LVPECL differential standards:
Receiver input
skew margin
(RSKM)
High-speed I/O block: The total margin left after accounting for the sampling window and TCCS.
RSKM = (TUI – SW – TCCS) / 2.
S
Single-ended
voltage-
referenced I/O
Standard
The JEDEC standard for SSTl and HSTL I/O standards defines both the AC and DC input signal
values. The AC values indicate the voltage levels at which the receiver must meet its timing
specifications. The DC values indicate the voltage levels at which the final logic state of the
receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver
changes to the new logic state. The new logic state is then maintained as long as the input stays
beyond the DC threshold. This approach is intended to provide predictable receiver timing in the
presence of input waveform ringing.
SW (Sampling
Window)
High-speed I/O block: The period of time during which the data must be valid to capture it
correctly. The setup and hold times determine the ideal strobe position in the sampling window.
Table 1–46. Glossary (Part 3 of 5)
Letter
Term
Definitions
Single-Ended Waveform
Differential Waveform (Mathematical Function of Positive & Negative Channel)
Positive Channel (p) = V
IH
Negative Channel (n) = V
IL
Ground
V
ID
V
ID
0 V
V
CM
p
- n
V
ID
VIH(AC)
VIH(DC)
VREF
VIL(DC)
VIL(AC)
VOH
VOL
VCCIO
VSS
相關(guān)PDF資料
PDF描述
GCC06DRXH CONN EDGECARD 12POS DIP .100 SLD
ESA50DTBT CONN EDGECARD 100PS R/A .125 SLD
GBC08DRTS CONN EDGECARD 16POS DIP .100 SLD
7-1624112-5 INDUCTOR 15NH 5% 0603
EBC08DRYS CONN EDGECARD 16POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4CE75F29C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE75F29C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE75F29C7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE75F29C7N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE75F29C8 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 石嘴山市| 同江市| 黄冈市| 德惠市| 德化县| 山阳县| 江城| 安远县| 屯昌县| 满城县| 左云县| 泸定县| 萨嘎县| 怀仁县| 开鲁县| 岚皋县| 阜城县| 阿城市| 和政县| 封开县| 永丰县| 武汉市| 维西| 芦山县| 宾阳县| 高阳县| 龙江县| 富蕴县| 交城县| 稷山县| 临夏县| 改则县| 西宁市| 武功县| 方正县| 礼泉县| 星座| 望奎县| 长岭县| 盐源县| 吐鲁番市|