欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K20RI208-4
廠商: Altera
文件頁數: 56/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 20K 208-RQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
產品變化通告: Package Change 30/Jun/2010
標準包裝: 48
系列: FLEX-10K®
LAB/CLB數: 144
邏輯元件/單元數: 1152
RAM 位總計: 12288
輸入/輸出數: 147
門數: 63000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 208-BFQFP 裸露焊盤
供應商設備封裝: 240-RQFP(32x32)
產品目錄頁面: 603 (CN2011-ZH PDF)
其它名稱: 544-2214
Altera Corporation
33
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Signals on the peripheral control bus can also drive the four global signals,
referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. The
internally generated signal can drive the global signal, providing the same
low-skew, low-delay characteristics for an internally generated signal as
for a signal driven by an input. This feature is ideal for internally
generated clear or clock signals with high fan-out. When a global signal is
driven by internal logic, the dedicated input pin that drives that global
signal cannot be used. The dedicated input pin should be driven to a
known logic state (such as ground) and not be allowed to float.
When the chip-wide output enable pin is held low, it will tri-state all pins
on the device. This option can be set in the Global Project Device Options
menu. Additionally, the registers in the IOE can be reset by holding the
chip-wide reset pin low.
Row-to-IOE Connections
When an IOE is used as an input signal, it can drive two separate row
channels. The signal is accessible by all LEs within that row. When an IOE
is used as an output, the signal is driven by a multiplexer that selects a
signal from the row channels. Up to eight IOEs connect to each side of
each row channel. See Figure 14.
Figure 14. FLEX 10K Row-to-IOE Connections
n
Each IOE is driven by an
m-to-1 multiplexer.
Each IOE can drive up to two
row channels.
IOE8
IOE1
m
Row FastTrack
Interconnect
n
The values for m and n are provided in Table 10.
相關PDF資料
PDF描述
AX250-FGG484 IC FPGA 250K 484FPBGA
AGL1000V2-FGG144 IC FPGA IGLOO 1.2-1.5V 144FPBGA
RMM43DTKT-S288 CONN EDGECARD 86POS .156 EXTEND
GCM06DCTH CONN EDGECARD 12POS DIP .156 SLD
GBA22DTKD CONN EDGECARD 44POS DIP .125 SLD
相關代理商/技術參數
參數描述
EPF10K20RI208-4N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 144 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K20RI240-4 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 144 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K20RI240-4N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 144 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K20TC144-3 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 144 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K20TC144-3N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 144 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 东海县| 阿拉善右旗| 出国| 酒泉市| 三原县| 綦江县| 德安县| 平山县| 齐齐哈尔市| 女性| 绥阳县| 鹤岗市| 沂源县| 原平市| 象州县| 五大连池市| 金华市| 曲松县| 浠水县| 庄浪县| 绥芬河市| 山阴县| 兴山县| 昭通市| 南昌市| 永和县| 都匀市| 桦甸市| 旺苍县| 电白县| 淳化县| 新营市| 松原市| 裕民县| 久治县| 昭通市| 永丰县| 万山特区| 迁安市| 潮州市| 仁寿县|