欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: EPF10K30ATC144-3N
廠商: Altera
文件頁數(shù): 38/128頁
文件大小: 0K
描述: IC FLEX 10KA FPGA 30K 144-TQFP
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 180
系列: FLEX-10K®
LAB/CLB數(shù): 216
邏輯元件/單元數(shù): 1728
RAM 位總計: 12288
輸入/輸出數(shù): 102
門數(shù): 69000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
其它名稱: 544-1943
EPF10K30ATC144-3N-ND
Altera Corporation
17
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Cascade Chain
With the cascade chain, the FLEX 10K architecture can implement
functions that have a very wide fan-in. Adjacent LUTs can be used to
compute portions of the function in parallel; the cascade chain serially
connects the intermediate values. The cascade chain can use a logical AND
or logical OR (via De Morgan’s inversion) to connect the outputs of
adjacent LEs. Each additional LE provides four more inputs to the
effective width of a function, with a delay as low as 0.7 ns per LE. Cascade
chain logic can be created automatically by the Compiler during design
processing, or manually by the designer during design entry.
Cascade chains longer than eight bits are implemented automatically by
linking several LABs together. For easier routing, a long cascade chain
skips every other LAB in a row. A cascade chain longer than one LAB
skips either from even-numbered LAB to even-numbered LAB, or from
odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first
LAB in a row cascades to the first LE of the third LAB). The cascade chain
does not cross the center of the row (e.g., in the EPF10K50 device, the
cascade chain stops at the eighteenth LAB and a new one begins at the
nineteenth LAB). This break is due to the EAB’s placement in the middle
of the row.
Figure 8 shows how the cascade function can connect adjacent LEs to form
functions with a wide fan-in. These examples show functions of 4n
variables implemented with n LEs. The LE delay is as low as 1.6 ns; the
cascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is
needed to decode a 16-bit address.
Figure 8. Cascade Chain Operation
LE1
LUT
LE2
LUT
d[3..0]
d[7..4]
d[(4
n-1)..(4n-4)]
d[3..0]
d[7..4]
d[(4
n-1)..(4n-4)]
LE
n
LE1
LE2
LE
n
LUT
AND Cascade Chain
OR Cascade Chain
相關(guān)PDF資料
PDF描述
TAP686M010CRW-LF CAP TANT 68UF 10V 20% RADIAL
VI-BNL-CW CONVERTER MOD DC/DC 28V 100W
VI-BN4-CW CONVERTER MOD DC/DC 48V 100W
ADM1032ARMZ-R7 IC TEMP MONITOR 85DEG 8MSOP
EP4CGX22CF19C7N IC CYCLONE IV FPGA 22K 324-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K30ATC144-4 制造商:Altera Corporation 功能描述:FLEX10K PLD 10K30 TQFP144 3.3V
EPF10K30ATI144-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30ATI144-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30BC3563 制造商:ALTERA 功能描述:*
EPF10K30BC356-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 216 LABs 246 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 南阳市| 汶上县| 清远市| 宜宾市| 商河县| 广南县| 蕉岭县| 钟山县| 福泉市| 长泰县| 永嘉县| 昌黎县| 喀什市| 桃源县| 镇赉县| 普定县| 新竹市| 永登县| 阿拉善盟| 加查县| 衡阳市| 镇安县| 铁岭县| 嵊州市| 夏津县| 浮山县| 长兴县| 丰县| 和林格尔县| 新平| 台东市| 会宁县| 辽阳市| 华安县| 城市| 武定县| 获嘉县| 乌苏市| 景洪市| 巴彦县| 门头沟区|