欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K30ETC144-3
廠商: Altera
文件頁數: 33/100頁
文件大小: 0K
描述: IC FLEX 10KE FPGA 30K 144-TQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 180
系列: FLEX-10KE®
LAB/CLB數: 216
邏輯元件/單元數: 1728
RAM 位總計: 24576
輸入/輸出數: 102
門數: 119000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應商設備封裝: 144-TQFP(20x20)
其它名稱: 544-1267
38
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
ClockLock &
ClockBoost
Features
To support high-speed designs, FLEX 10KE devices offer optional
ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL)
used to increase design speed and reduce resource usage. The ClockLock
circuitry uses a synchronizing PLL that reduces the clock delay and skew
within a device. This reduction minimizes clock-to-output and setup
times while maintaining zero hold times. The ClockBoost circuitry, which
provides a clock multiplier, allows the designer to enhance device area
efficiency by resource sharing within the device. The ClockBoost feature
allows the designer to distribute a low-speed clock and multiply that clock
on-device. Combined, the ClockLock and ClockBoost features provide
significant improvements in system performance and bandwidth.
All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices,
support ClockLock and ClockBoost circuitry. EPF10K50S and
EPF10K200S devices support this circuitry. Devices that support Clock-
Lock and ClockBoost circuitry are distinguished with an “X” suffix in the
ordering code; for instance, the EPF10K200SFC672-1X device supports
this circuit.
The ClockLock and ClockBoost features in FLEX 10KE devices are
enabled through the Altera software. External devices are not required to
use these features. The output of the ClockLock and ClockBoost circuits is
not available at any of the device pins.
The ClockLock and ClockBoost circuitry locks onto the rising edge of the
incoming clock. The circuit output can drive the clock inputs of registers
only; the generated clock cannot be gated or inverted.
The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.
For designs that require both a multiplied and non-multiplied clock, the
clock trace on the board can be connected to the GCLK1 pin. In the
Altera software, the GCLK1 pin can feed both the ClockLock and
ClockBoost circuitry in the FLEX 10KE device. However, when both
circuits are used, the other clock pin cannot be used.
相關PDF資料
PDF描述
VI-BNH-CX CONVERTER MOD DC/DC 52V 75W
RS1K DIODE GPP FAST 1A 800V SMA
VI-BNH-CW CONVERTER MOD DC/DC 52V 100W
EBM18DRKI CONN EDGECARD 36POS DIP .156 SLD
VI-BN3-CX CONVERTER MOD DC/DC 24V 75W
相關代理商/技術參數
參數描述
EPF10K30ETC144-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30ETI144-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30ETI144-2 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 216 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30ETI144-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30ETI144-2N 制造商:Altera Corporation 功能描述:
主站蜘蛛池模板: 大庆市| 三河市| 南涧| 绍兴市| 巴彦淖尔市| 河间市| 登封市| 黄平县| 云龙县| 都匀市| 娄烦县| 班玛县| 博湖县| 河北区| 共和县| 甘孜县| 霍山县| 富阳市| 庆城县| 公安县| 绍兴市| 北碚区| 桐庐县| 永平县| 枣强县| 漳州市| 海丰县| 左权县| 丹巴县| 芷江| 岳西县| 钦州市| 柞水县| 陵川县| 横峰县| 广东省| 高要市| 浪卡子县| 连南| 赤水市| 富宁县|