欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K30ETC144-3
廠商: Altera
文件頁數: 79/100頁
文件大小: 0K
描述: IC FLEX 10KE FPGA 30K 144-TQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 180
系列: FLEX-10KE®
LAB/CLB數: 216
邏輯元件/單元數: 1728
RAM 位總計: 24576
輸入/輸出數: 102
門數: 119000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應商設備封裝: 144-TQFP(20x20)
其它名稱: 544-1267
8
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Functional
Description
Each FLEX 10KE device contains an enhanced embedded array to
implement memory and specialized logic functions, and a logic array to
implement general logic.
The embedded array consists of a series of EABs. When implementing
memory functions, each EAB provides 4,096 bits, which can be used to
create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions.
When implementing logic, each EAB can contribute 100 to 600 gates
towards complex logic functions, such as multipliers, microcontrollers,
state machines, and DSP functions. EABs can be used independently, or
multiple EABs can be combined to implement larger functions.
The logic array consists of logic array blocks (LABs). Each LAB contains
eight LEs and a local interconnect. An LE consists of a four-input look-up
table (LUT), a programmable flipflop, and dedicated signal paths for carry
and cascade functions. The eight LEs can be used to create medium-sized
blocks of logic—such as 8-bit counters, address decoders, or state
machines—or combined across LABs to create larger logic blocks. Each
LAB represents about 96 usable gates of logic.
Signal interconnections within FLEX 10KE devices (as well as to and from
device pins) are provided by the FastTrack Interconnect routing structure,
which is a series of fast, continuous row and column channels that run the
entire length and width of the device.
Each I/O pin is fed by an I/O element (IOE) located at the end of each row
and column of the FastTrack Interconnect routing structure. Each IOE
contains a bidirectional I/O buffer and a flipflop that can be used as either
an output or input register to feed input, output, or bidirectional signals.
When used with a dedicated clock pin, these registers provide exceptional
performance. As inputs, they provide setup times as low as 0.9 ns and
hold times of 0 ns. As outputs, these registers provide clock-to-output
times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG
BST support, slew-rate control, tri-state buffers, and open-drain outputs.
相關PDF資料
PDF描述
VI-BNH-CX CONVERTER MOD DC/DC 52V 75W
RS1K DIODE GPP FAST 1A 800V SMA
VI-BNH-CW CONVERTER MOD DC/DC 52V 100W
EBM18DRKI CONN EDGECARD 36POS DIP .156 SLD
VI-BN3-CX CONVERTER MOD DC/DC 24V 75W
相關代理商/技術參數
參數描述
EPF10K30ETC144-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30ETI144-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30ETI144-2 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 216 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K30ETI144-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K30ETI144-2N 制造商:Altera Corporation 功能描述:
主站蜘蛛池模板: 鄂托克前旗| 黄大仙区| 邢台市| 治县。| 贺兰县| 三江| 和顺县| 中阳县| 九龙坡区| 孝昌县| 高尔夫| 仙桃市| 乌苏市| 桂阳县| 水城县| 曲阳县| 吴江市| 西贡区| 永年县| 宝应县| 永嘉县| 孝昌县| 连城县| 张家港市| 博爱县| 云和县| 宁津县| 莱芜市| 恩施市| 阳信县| 井冈山市| 葫芦岛市| 广昌县| 沈阳市| 秀山| 忻城县| 柳林县| 陇西县| 广昌县| 扶绥县| 天气|