- 您現在的位置：買賣IC網 > PDF目錄375723 > FAN5018B (Fairchild Semiconductor Corporation) 6-Bit VID Controller 2-4 Phase VR10.X Controller PDF資料下載
參數資料
| 型號： | FAN5018B |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 6-Bit VID Controller 2-4 Phase VR10.X Controller |
| 中文描述： | 6期西元控制器2-4位的VR10.X控制器 |
| 文件頁數： | 18/30頁 |
| 文件大小： | 509K |
| 代理商： | FAN5018B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
FAN501
8
B
PRODUCT SPECIFICATION
1
8
REV. 1.0.0 Jul/15/05
Power Good Monitoring
The Power Good comparator monitors the output voltage via
the CSREF pin. The PWRGD pin is an open drain output
whose high level (when connected to a pull-up resistor) indi-
cates that the output voltage is within the nominal limits
specified in the specifications table based on the VID voltage
setting. PWRGD will go low if the output voltage is outside
of this specified range. PWRGD is blanked during a VID
OTF event for a period of 250μs to prevent false signals dur-
ing the time the output is changing.
Output Crowbar
As part of the protection for the load and output components
of the supply, the PWM outputs will be driven low (turning
on the low-side MOSFETs) when the output voltage exceeds
the upper Power Good threshold. This crowbar action will
stop once the output voltage has fallen below the release
threshold of approximately 550mV.
Turning on the low-side MOSFETs pulls down the output
voltage as the reverse current builds up in the inductors.
If the output overvoltage is due to a short of the high-side
MOSFET, this action will current limit the input supply
or blow its fuse, protecting the microprocessor from
destruction.
Output Enable and UVLO
The input supply (VCC) to the controller must be higher than
the UVLO threshold and the EN pin must be higher then its
logic threshold for the FAN5018B to begin switching. If
UVLO is less than the threshold or the EN pin is a logic low,
the FAN5018B is disabled. This holds the PWM outputs at
ground, shorts the DELAY capacitor to ground, and holds
the ILIMIT pin at ground.
In the application circuit, the ILIMIT pin should be con-
nected to the output disable pins of the FAN5009 drivers.
Because ILIMIT is grounded, this disables the drivers such
that both DRVH and DRVL are grounded. This feature is
important to prevent discharging of the output capacitors
when the controller is shut off. If the driver outputs were not
disabled, then a negative voltage could be generated on the
output due to the high current discharge of the output
capacitors through the inductors.
Application Information
The design parameters for a typical Intel VRD10.x-compli-
ant CPU application are as follows:
Input voltage (V
IN
) = 12V
VID setting voltage (V
VID
) = 1.500V
Duty cycle (D) = 0.125
Nominal output voltage at no load (V
ONL
) = 1.480V
Nominal output voltage at 65A load (V
OFL
) = 1.3955V
Static output voltage drop based on a 1.3 m
Ω
load line
(R
O
) from no load to full load
(V
D
) = V
ONL
– V
OFL
= 1.480V – 1.3955V = 84.5mV
Maximum output current (I
O
) = 65A
Maximum output current step (
Δ
I
O
) = 60A
Number of phases (n) = 3
Switching frequency per phase (f
SW
) = 228 kHz
Setting the Clock Frequency
The FAN5018B uses a fixed-frequency control architecture
with the frequency being set by an external timing resistor
(R
T
). The clock frequency and the number of phases deter-
mine the switching frequency per phase, which relates
directly to switching losses and the sizes of the inductors and
input and output capacitors. With n = 3 for three phases, a
clock frequency of 684kHz sets the switching frequency of
each phase, f
SW
, to 228kHz, which represents a practical
trade-off between the switching losses and the sizes of the
output filter components. TPC 1 shows that to achieve a
684kHz oscillator frequency, the correct value for R
T
is
301k
Ω
. Alternatively, the value for R
T
can be calculated
using:
where 5.0pF and 110nS are internal IC component values.
For good initial accuracy and frequency stability, it is recom-
mended to use a 1% resistor.
Soft-Start and Current Limit Latch-Off Delay
Times
Because the soft-start and current limit latch off delay
functions share the DELAY pin, these two parameters must
be considered together. The first step is to set C
DLY
for the
soft-start ramp. This ramp is generated with a 20μA internal
current source. The value of R
DLY
will have a second order
impact on the soft-start time because it sinks part of the cur-
rent source to ground. However, as long as R
DLY
is kept
greater than 200k
Ω
, this effect is minor. The value for C
DLY
can be approximated using:
(
)
nS
pF
f
n
R
SW
T
110
5
1
×
×
=
(1)
相關PDF資料 |
PDF描述 |
|---|---|
| FAN5018BMTCX | 6-Bit VID Controller 2-4 Phase VR10.X Controller |
| FAN5019B | 6-Bit VID Controller 2-4 Phase VR10.X Controller |
| FAN5019BMTCX | 6-Bit VID Controller 2-4 Phase VR10.X Controller |
| FAN5019MTC | 6-Bit VID Controller 2-4 Phase VRM10.X Controller |
| FAN5019MTCX | 6-Bit VID Controller 2-4 Phase VRM10.X Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FAN5018BMTCX | 功能描述:IC CTRLR DC-DC MULTIPH 28TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩壓器 - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數:10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
| FAN5019 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:6-Bit VID Controller 2-4 Phase VRM10.X Controller |
| FAN5019_ABC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN5019_ABC3116B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN5019_BBC3116B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。