- 您現在的位置：買賣IC網 > PDF目錄375864 > FMS7401LEN (FAIRCHILD SEMICONDUCTOR CORP) Digital Power Controller PDF資料下載
參數資料
| 型號： | FMS7401LEN |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Digital Power Controller |
| 中文描述： | 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數： | 22/80頁 |
| 文件大小： | 1535K |
| 代理商： | FMS7401LEN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
FMS7401/7401L
PRODUCT SPECIFICATION
22
REV. 1.0.2 6/23/04
this information because the APND bit may be triggered before the ASTART is automatically cleared. The ADC conversion
completion delay may occur when the F
ICLK
clock is slower than an ADC conversion clock cycle.
4.2.1 Analog Input Voltage and its 8-bit Digital Result
The relationship between the 8-bit digital value stored in the ADATA register and the analog input voltage is as follows:
V
ADC
is the 8-bit digital result of an ADC conversion.
V
ACH(x)
is the analog voltage applied to the selected input channel.
4.2.2 ADC Gated Auto-sampling Mode
The ADC circuit may be configured in Gated Auto-sampling Mode by setting the ENDAS bit of the ADCNTRL2 register.
When in Auto-sampling Mode, all ADC conversions are automatically triggered by the active (on) edge transition of the PWM
Timer 1’s ADSTROBE output signal.
2
If the period of the PWM ADSTROBE signal is less than the total ADC conversion
time, any triggers issued while a conversion is in progress (ASTART=1) are ignored. Once the trigger is detected, the ASTART
bit of the ADCNTRL1 register is set symbolizing that a conversion is in progress. The initial conversion phase, the sample and
hold or autozero (if GAIN=1), begins after a 1μS cycle delay.
7
Once all eight digital bits are determined and stored in the
ADATA register, the APND flag is set to trigger a hardware interrupt (if enabled) flagging software that the ADATA register has
been updated with the ADC conversion results. Once all phases of the ADC conversion cycle completes, the ASTART bit is
then automatically cleared by the ADC circuit. Since software cannot change the ADC circuit configuration while an ADC con-
version is in progress, the ASTART bit must be monitored to determine when the conversion cycle completes. Software cannot
rely on the APND bit for this information because the APND bit may be triggered before the ASTART is automatically cleared.
The ADC conversion completion delay may occur when the F
ICLK
clock is slower than an ADC conversion clock cycle.
4.2.3 ADC Conversion Clock Configuration
The ADC conversion clock (F
ADCLK
) is sourced either by the device’s main system instruction clock (F
ICLK
) or the PWM Timer
1’s clock (F
T1CLK
) depending on the ADC circuit’s operating mode. If the standard ADC conversion mode is selected, the ADC
circuit is automatically configured to source the F
ADCLK
clock by the F
ICLK
clock. If the ADC Conversion Auto-sampling Mode
is selected, the ADC circuit is automatically configured to source the F
ADCLK
clock by the F
T1CLK
clock to synchronize the ADC
conversions with the active (on) edge of the PWM Timer 1 ADSTROBE output signal.
2
When in standard ADC conversion mode, the ASPEED[1:0] bits of the ADCNTRL2 register may be used to slow the total con-
version time improving the ADC conversion accuracy. However, if the F
ICLK
clock is sourced by the PLL’s F
(FS=0)
output (when
FMODE=1) the F
ADCLK
will clock eight times faster than the proper conversion rate (1μS cycle time). The F
ADCLK
clock must
then be divided by setting the ASPEED[1:0]=3 divide factor to yield a F
ADCLK
/8 conversion clock cycle. Otherwise, software
may temporarily clear FMODE returning the conversion cycle to its proper frequency and free the ASPEED bits to be used to
improve the conversion accuracy. In addition, if the internal oscillator is trimmed to its upper F
OSC
frequency and it is sourcing
the F
ICLK
clock, the ASPEED[1:0]=1 divided factor must be selected to yield a F
ADCLK
/2 conversion clock cycle.
8
A greater
divide factor may still be selected by setting the ASPEED[1:0]>1.
When in ADC Conversion Auto-sampling Mode, the ADC circuit automatically configures the F
ADCLK
clock to be sourced by
the F
T1CLK
clock so that the ADC conversions may be synchronized with the active (on) edge of the ADSTROBE signal. How-
ever, the F
T1CLK
clock is first sent into a special divide circuit which evaluates its configuration to determine the divide factor
needed to yield the proper F
ADCLK
conversion rate (1μS cycle time). The FMODE, FSEL, and FS bits of the PSCALE register
are evaluated so that the divide circuit applies the appropriate divide factor to the F
T1CLK
clock (the PS bits do not apply). The
ASPEED[1:0] bits of the ADCNTRL2 register may be used to slow the total conversion time improving the ADC conversion
V
ADC
V
AREF
--------------------
255
×
=
相關PDF資料 |
PDF描述 |
|---|---|
| FMS7401LEN14 | Digital Power Controller |
| FMS7401LVN | Digital Power Controller |
| FMS7401LVN14 | Digital Power Controller |
| FMS7G10US60S | SWTCH ROLLER SPDT 20A SCRW TERM |
| FMS7G10US60 | SWTCH ROLLER SPDT 20A SOLD TERM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FMS7401LEN14 | 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LEN14_Q | 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LVN | 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數據總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數據緩存: 數據 RAM 大小:128 KB 數據 ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LVN14 | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| FMS7401LVN14_Q | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。