欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： GS816218D-200
廠商： GSI TECHNOLOGY
元件分類(lèi)： DRAM
英文描述： 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
中文描述： 1M X 18 CACHE SRAM, 6.5 ns, PBGA165
封裝： 13 X 15 MM, 1 MM PITCH, FBGA-165
文件頁(yè)數(shù)： 26/41頁(yè)
文件大小： 980K
代理商： GS816218D-200
Tex8adx6prsi hsseiiainaeNtRcmmne o NwDsg.
GS816218(B/D)/GS816236(B/D)/GS816272(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.17 11/2004
26/41
1999, GSI Technology
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
Application Tips
Single and Dual Cycle Deselect
SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with
the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually
assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKL
tKH
tKH
tKC
tKC
CK
ADSP
ADSC
ZZ
相關(guān)PDF資料
PDF描述
GS816218D-200I 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816218D-225 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816218D-225I 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816218D-250 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816218D-250I 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS816218DB-150 制造商:GSI Technology 功能描述:119 BGA - Bulk
GS816218DB-150I 制造商:GSI Technology 功能描述:119 BGA - Bulk
GS816218DB-150IV 制造商:GSI Technology 功能描述:119 BGA - Bulk
GS816218DB-150V 制造商:GSI Technology 功能描述:119 BGA - Bulk
GS816218DB-200 制造商:GSI Technology 功能描述:119 BGA - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 广东省| 沙坪坝区| 乐业县| 江川县| 长泰县| 伽师县| 施甸县| 绍兴市| 庄浪县| 洪泽县| 册亨县| 安塞县| 宽甸| 大名县| 喀喇沁旗| 溧阳市| 临武县| 湛江市| 怀远县| 仪征市| 苗栗县| 陇南市| 德江县| 丰台区| 桐乡市| 杂多县| 辽中县| 泰和县| 团风县| 监利县| 新乡市| 济阳县| 鄱阳县| 新宁县| 平山县| 巫溪县| 文登市| 麟游县| 盐池县| 荣昌县| 蒙阴县|