欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： GS8662R18E-200I
廠商： GSI TECHNOLOGY
元件分類： DRAM
英文描述： 72Mb SigmaCIO DDR-II Burst of 4 SRAM
中文描述： 4M X 18 DDR SRAM, 0.45 ns, PBGA165
封裝： 15 MM X 17 MM, 1MM PITCH, FPBGA-165
文件頁(yè)數(shù)： 21/37頁(yè)
文件大小： 942K
代理商： GS8662R18E-200I
Preliminary
GS8662R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
21/37
2005, GSI Technology
Hold Times
Address Input Hold Time
t
KHAX
0.4
—
0.4
—
0.5
—
0.6
—
0.7
—
ns
Control Input Hold Time
t
KHIX
0.4
—
0.4
—
0.5
—
0.6
—
0.7
—
ns
Data Input Hold Time
Notes:
1.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
2.
Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
3.
If C, C are tied high, K, K become the references for C, C timing parameters
4.
To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN
parameter that is worst case at totally different test conditions (0
°
C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70
°
C, 1.7 V). It is not possible for two
SRAMs on the same board to be at such different voltages and temperatures.
5.
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6.
V
DD
slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V
DD
and input clock are stable.
7.
Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard
bands and test setup variations.
t
KHDX
0.28
—
0.3
—
0.35
—
0.4
—
0.5
—
ns
AC Electrical Characteristics (Continued)
Parameter
Symbol
-333
-300
-250
-200
-167
Units
N
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
GS8662R18E-250 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-250I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-300 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-300I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-333 72Mb SigmaCIO DDR-II Burst of 4 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662R18E-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-300 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R18E-300I 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 72MBIT 4MX18 0.45NS 165FBGA - Trays
GS8662R18E-333 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 綦江县| 六盘水市| 钟祥市| 西乡县| 铁力市| 莒南县| 开平市| 永顺县| 兰溪市| 朝阳区| 唐海县| 武山县| 会东县| 罗山县| 正蓝旗| 广南县| 岢岚县| 库尔勒市| 胶州市| 清涧县| 福海县| 铁岭县| 寻乌县| 蕲春县| 合江县| 阿拉尔市| 临安市| 睢宁县| 静安区| 牙克石市| 天长市| 石家庄市| 二连浩特市| 多伦县| 湟中县| 甘肃省| 利津县| 红安县| 五台县| 伊川县| 克拉玛依市|