欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HMP8116
廠商: Intersil Corporation
英文描述: NTSC/PAL Video Decoder
中文描述: NTSC / PAL視頻解碼器
文件頁數: 12/43頁
文件大小: 182K
代理商: HMP8116
12
ures 9 and 10.
BLANK, HSYNC, VSYNC, DVALID, VBIVALID, and FIELD
are output following the rising edge of CLK2. When BLANK
is asserted and VBIVALID is deasserted, the YCbCr outputs
have a value of 16 for Y and 128 for Cb and Cr.
16-BIT YCbCr, 15-BIT RGB, OR 16-RGB OUTPUT
In these output modes, DVALID may be configured to oper-
ate in one of four modes as controlled by the DVLD_LTC and
DVLD_DCYC bits of the GENLOCK CONTROL register
(04
H
). Bit 4 is the DVLD_LTC bit and bit 5 is the
DVLD_DCYC bit.
If DVLD_LTC=0 and DVLD_DCYC=0 , DVALID is present
only during the active video time on active scan lines. Thus,
DVALID being asserted indicates valid pixel data is present
on the P0-P15 pixel outputs. DVALID is never asserted dur-
ing the blanking intervals. In this mode DVALID will have a
50% duty cycle only during the active video times. The tim-
ing diagrams for this mode can be found in figures 11 and
12.
If DVLD_LTC=0 and DVLD_DCYC=1, DVALID behaves the
same as the first mode, with the exception that DVALID does
not have a 50% duty cycle. This mode is intended for back-
ward compatibility with HMP8112(A) timing dependancies in
which DVALID did not have a 50% duty cycle timing and
other timing variations. The timing diagrams for this mode
can be found in figures 13 and 14.
If DVLD_LTC=1 and DVLD_DCYC=0, DVALID is present the
entire line time on all scan lines. DVALID may occasionally
be negated for two consecutive CLK2 cycles just prior to
active video. In this mode DVALID is guaranteed have a 50%
duty cycle only during the active video times. The timing for
this mode differs from the timing shown in figures 11 and 12
only in that DVALID will also be asserted during the blanking
portion of the video line time as described above.
NOTE:
9. Y
0
is the first active luminance pixel data of a line. Cb
0
and Cr
0
are first active chrominance pixel data in a line. Cb and Cr will alternate
every cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period, but the values on the ports are forced to
blanking levels.
FIGURE 9. OUTPUT TIMING FOR 8-BIT YCbCr MODE (DVLD_LTC = 0)
CLK
DVALID
P[15-8]
t
DVLD
Cb
0
Y
0
Cr
0
Cb
2
Y
2
Cr
2
Y
1
Y
3
Cb
4
Y
4
BLANK
CLK
DVALID
P[15-8]
t
DVLD
Cb
0
Y
0
Cr
0
Cb
2
Y
2
Cr
2
Y
1
Y
3
Cb
4
NOTES:
10. Y
0
is the first active luminance pixel data of a line. Cb
0
and Cr
0
are first active chrominance pixel data in a line. Cb and Cr will alternate
every cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period, but the values on the ports are forced to
blanking levels.
11. When DVLD_LTC is set to 1, the polarity of DVALID needs to be set to active low, otherwise DVALID will stay low during active video and
be gated with the clock only during the blanking interval.
FIGURE 10. OUTPUT TIMING FOR 8-BIT YCbCr MODE (DVLD_LTC = 1)
Y
4
BLANK
HMP8116
相關PDF資料
PDF描述
HMP8116CN NTSC/PAL Video Decoder
HMP8117 NTSC/PAL Video Decoder
HMP8117CN NTSC/PAL Video Decoder
HMP8154 NTSC/PAL Encoders
HMP8154CN NTSC/PAL Encoders
相關代理商/技術參數
參數描述
HMP8116CN 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder
HMP8117 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder
HMP8117_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder
HMP8117CN 功能描述:編碼器、解碼器、復用器和解復用器 80PQFP,0+70C NTSC/PAL VIDEO DECODER W/MA RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
HMP8117CN96 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 呈贡县| 咸阳市| 博罗县| 堆龙德庆县| 芜湖市| 高唐县| 喀什市| 宜兰市| 北票市| 永胜县| 广州市| 崇礼县| 广汉市| 怀远县| 方城县| 调兵山市| 隆子县| 分宜县| 惠水县| 徐汇区| 沅陵县| 鄯善县| 阿巴嘎旗| 廉江市| 南江县| 宜兴市| 磴口县| 霍邱县| 焦作市| 新野县| 涡阳县| 深州市| 苍南县| 东光县| 施秉县| 湘潭市| 浙江省| 甘肃省| 合山市| 平乡县| 岐山县|