- 您現在的位置：買賣IC網 > PDF目錄385388 > HMP8116 (Intersil Corporation) NTSC/PAL Video Decoder PDF資料下載
參數資料
| 型號： | HMP8116 |
| 廠商： | Intersil Corporation |
| 英文描述： | NTSC/PAL Video Decoder |
| 中文描述： | NTSC / PAL視頻解碼器 |
| 文件頁數： | 36/43頁 |
| 文件大小： | 182K |
| 代理商： | HMP8116 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
36
TABLE 48. WSS_EVEN_B DATA REGISTER
SUB ADDRESS = 28
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-14
Reserved
00
B
13-8
Even Field
WSS Data
If even field WSS is enabled and present, this register is loaded with the second six bits
of WSS information on line 280, 283, or 336. Data written to this register is ignored.
000000
B
TABLE 49. WSS_CRC_EVEN DATA REGISTER
SUB ADDRESS = 29
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-6
Reserved
00
B
5-0
Even Field
WSS CRC Data
If even field WSS is enabled and present during NTSC operation, this register is loaded
with the six bits of CRC information on line 283. It is always a “000000” during PAL oper-
ation. Data written to this register is ignored.
000000
B
TABLE 50. START H_BLANK LOW REGISTER
SUB ADDRESS = 30
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Assert BLANK
Output Signal
This 8-bit register is cascaded with Start H_Blank High Register to form a 10-bit
start_horizontal_blank REGISTER. It specifies the horizontal count (in 1x clock cycles) at
which to assert BLANK each scan line. Bit 0 is always a “0”, so the start of horizontal
blanking may only be done with two pixel resolution. The leading edge of HSYNC is count
000
H
.
4A
H
TABLE 51. START H_BLANK HIGH REGISTER
SUB ADDRESS = 31
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-10
Reserved
000000
B
9-8
Assert BLANK
Output Signal
This 2-bit register is cascaded with Start H_Blank Low Register to form a 10-bit
start_horizontal_blank register. It specifies the horizontal count (in 1x clock cycles) at
which to assert BLANK each scan line. The leading edge of HSYNC is count 000
H
.
11
B
TABLE 52. END H_BLANK REGISTER
SUB ADDRESS = 32
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Negate BLANK
Output Signal
This 8-bit register specifies the horizontal count (in 1x clock cycles) at which to negate
BLANKeach scan line. Bit 0 is always a “0”, so the end of horizontal blanking may only be
done with two pixel resolution. The leading edge of HSYNC is count 000
H
.
7A
H
TABLE 53. START V_BLANK LOW REGISTER
SUB ADDRESS = 33
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Assert BLANK
Output Signal
This 8-bit register is cascaded with Start V_Blank High Register to form a 9-bit
start_vertical_blank register. It specifies the line number to assert BLANK each field.
For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even
fields. For PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even
fields.
02
H
HMP8116
相關PDF資料 |
PDF描述 |
|---|---|
| HMP8116CN | NTSC/PAL Video Decoder |
| HMP8117 | NTSC/PAL Video Decoder |
| HMP8117CN | NTSC/PAL Video Decoder |
| HMP8154 | NTSC/PAL Encoders |
| HMP8154CN | NTSC/PAL Encoders |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HMP8116CN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117CN | 功能描述:編碼器、解碼器、復用器和解復用器 80PQFP,0+70C NTSC/PAL VIDEO DECODER W/MA RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| HMP8117CN96 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。