- 您現在的位置：買賣IC網 > PDF目錄385414 > HY27SS16561M (Hynix Semiconductor Inc.) 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash PDF資料下載
參數資料
| 型號： | HY27SS16561M |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| 中文描述： | 片256Mbit（32Mx8bit / 16Mx16bit）NAND閃存 |
| 文件頁數： | 14/44頁 |
| 文件大小： | 733K |
| 代理商： | HY27SS16561M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Rev 0.7 / Oct. 2004
14
HY27SS(08/16)561M Series
HY27US(08/16)561M Series
256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
Read Memory Array
Each operation to read the memory area starts with a pointer operation as shown in the Pointer Operations section.
Once the area (main or spare) has been selected using the Read A, Read B or Read C commands, three bus cycles are
required to input the address(refer to Table 3 and 4) of the data to be read.
The device defaults to Read A mode after powerup or a Reset operation. Devices, where page0 is read automatically at
power-up, are available on request.
When reading the spare area addresses:
- A0 to A3 (x8 devices)
- A0 to A2 (x16 devices)
are used to set the start address of the spare area while addresses:
- A4 to A7 (x8 devices)
- A3 to A7 (x16 devices)
are ignored.
Once the Read A or Read C commands have been issued they do not need to be reissued for subsequent read opera-
tions as the pointer remains in the respective area. However, the Read B command is effective for only one operation,
once an operation has been executed in Area B the pointer returns automatically to Area A and so another Read B
command is required to start another read operation in Area B.
Once a read command is issued three types of operations are available: Random Read, Page Read and Sequential Row
Read.
Random Read
Each time the command is issued the first read is Random Read.
Page Read
After the Random Read access the page data is transferred to the Page Buffer in a time of t
WHBH
(refer to Table 15 for
value). Once the transfer is complete the Ready/Busy signal goes High. The data can then be read out sequentially
(from selected column address to last column address) by pulsing the Read Enable signal.
Sequential Row Read
After the data in last column of the page is output, if the Read Enable signal is pulsed and Chip Enable remains Low
then the next page is automatically loaded into the Page Buffer and the read operation continues. A Sequential Row
Read operation can only be used to read within a block. If the block changes a new read command must be issued.
Refer to Figures 12 and 13 for details of Sequential Row Read operations. To terminate a Sequential Row Read opera-
tion set the Chip Enable signal to High for more than t
EHEL
. Sequential Row Read is not available when the Sequential
row read option is disabled.
相關PDF資料 |
PDF描述 |
|---|---|
| HY27US08561M | 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27SSxxx | 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
| HY27SS08121M | 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
| HY27SS16121M | 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
| HY27US08121M | 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HY27SS561M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27SSXXX | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
| HY27UA081G1M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UA161G1M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UA1G1M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
發布緊急采購，3分鐘左右您將得到回復。