- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385414 > HY29F002TC-45 (HYNIX SEMICONDUCTOR INC) 2 Megabit (256K x 8), 5 Volt-only, Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | HY29F002TC-45 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
| 中文描述： | 256K X 8 FLASH 5V PROM, 45 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁(yè)數(shù)： | 12/38頁(yè) |
| 文件大小： | 381K |
| 代理商： | HY29F002TC-45 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
12
Rev. 4.1/May 01
HY29F002T
START
Issue PROGRAM
Command Sequence:
Last cycle contains
program Address/Data
Check Programming Status
(See Write Operation Status
Section)
Last Word/Byte
Done
YES
NO
PROGRAMMING
COMPLETE
GO TO
ERROR RECOVERY
DQ[5] Error Exit
Normal Exit
Figure 4. Programming Procedure
START
Issue CHIP ERASE
Command Sequence
Check Erase Status
(See Write Operation Status
Section)
CHIP ERASE COMPLETE
GO TO
ERROR RECOVERY
DQ[5] Error Exit
Normal Exit
this state, and a succeeding read will show that
the data is still
“
0
”
.
Figure 4 illustrates the procedure for the Program
operation.
Chip Erase Command
The Chip Erase command sequence consists of
two unlock cycles, followed by the erase command,
two additional unlock cycles and then the chip erase
data cycle. During chip erase, all sectors of the
device are erased except protected sectors. The
command sequence starts the Automatic Erase al-
gorithm, which preprograms and verifies the entire
memory, except for protected sectors, for an all zero
data pattern prior to electrical erase. The device
then provides the required number of internally
generated erase pulses and verifies cell erasure
within the proper cell margins. The host system is
not required to provide any controls or timings dur-
ing these operations.
Commands written to the device during execution
of the Automatic Erase algorithm are ignored. Note
that a hardware reset immediately terminates the
erase operation. To ensure data integrity, the
aborted chip erase command sequence should be
reissued once the reset operation is complete.
When the Automatic Erase algorithm is finished,
the device returns to the Read mode. Several
methods are provided to allow the host to deter-
mine the status of the erase operation, as de-
scribed in the Write Operation Status section.
Figure 5 illustrates the Chip Erase procedure.
Sector Erase Command
The Sector Erase command sequence consists
of two unlock cycles, followed by the erase com-
mand, two additional unlock cycles and then the
sector erase data cycle, which specifies which
sector is to be erased. As described later in this
section, multiple sectors can be specified for era-
sure with a single command sequence. During
sector erase, all specified sectors are erased se-
quentially. The data in sectors not specified for
erasure, as well as the data in any protected sec-
tors specified for erasure, is not affected by the
sector erase operation.
The Sector Erase command sequence starts the
Automatic Erase algorithm, which preprograms
and verifies the specified unprotected sectors for
an all zero data pattern prior to electrical erase.
The device then provides the required number of
internally generated erase pulses and verifies cell
erasure within the proper cell margins. The host
system is not required to provide any controls or
timings during these operations.
After the sector erase data cycle (the sixth bus
cycle) of the command sequence is issued, a sec-
tor erase time-out of 50 μs (minimum), measured
from the rising edge of the final WE# pulse in that
bus cycle, begins. During this time, an additional
sector erase data cycle, specifying the sector ad-
dress of another sector to be erased, may be writ-
ten into an internal sector erase buffer. This buffer
Figure 5. Chip Erase Procedure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY29F002TC-55 | 2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
| HY29F002T | 2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
| HY29F002TC-90 | 2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
| HY29F002TT-45 | 2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
| HY29F002TT-55 | 2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY29F002TC-45E | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Flash EEPROM |
| HY29F002TC-45I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Flash EEPROM |
| HY29F002TC-55 | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:2 Megabit (256K x 8), 5 Volt-only, Flash Memory |
| HY29F002TC-55E | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Flash EEPROM |
| HY29F002TC-55I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Flash EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。