- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360998 > ISP1130 (NXP Semiconductors N.V.) Universal Serial Bus compound hub with integrated keyboard controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1130 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Universal Serial Bus compound hub with integrated keyboard controller |
| 中文描述： | 通用串行總線控制器與集成鍵盤復(fù)合樞紐 |
| 文件頁(yè)數(shù)： | 10/68頁(yè) |
| 文件大小： | 1786K |
| 代理商： | ISP1130 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Philips Semiconductors
ISP1130
USB compound hub with keyboard controller
Objective specification
Rev. 01 — 23 March 2000
10 of 68
9397 750 06895
Philips Electronics N.V. 2000. All rights reserved.
6.9 Bit clock recovery
The bit clock recovery circuit recovers the clock from the incoming USB data stream
using a 4
×
oversampling principle. It is able to track jitter and frequency drift as
specified by the USB Specification Rev. 1.1
6.10 Voltage regulator
A 5 to 3.3 V DC-DC regulator is integrated on-chip to supply the analog transceiver
and internal logic. This can also be used to supply the terminal 1.5 k
pull-up resistor
on the D
+
line of the upstream connection.
6.11 PLL clock multiplier
A 6 to 48 MHz clock multiplier Phase-Locked Loop (PLL) is integrated on-chip. This
allows for the use of low-cost 6 MHz crystals. The low crystal frequency also
minimizes Electro-Magnetic Interference (EMI). The PLL requires no external
components.
6.12 Overcurrent detection
An overcurrent detection circuit for downstream ports has been integrated on-chip. It
is self-reporting, resets automatically, has a low trip time and requires no external
components. The ISP1130 supports individual overcurrent detection.
6.13 Power-on reset
The ISP1130 has an internal power-on reset circuit, which generates a reset pulse
when the supply voltage is switched on and when the supply voltage drops below a
predetermined threshold value (see
Table 89
).
6.14 I
2
C-bus interface
A serial I
2
C-bus interface (single master or slave, bit rate up to 400 kHz) is provided
to read vendor ID, product ID and other configuration data from an external EEPROM
(e.g., Philips PCF8582 or equivalent). For more information, see
Section 11
.
The I
2
C-bus interface timing is programmable and complies with the standard mode
and the Fast mode of operation as described in The I
2
C-bus and how to use it order
number 9398 393 40011.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1130DL | Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1130N | Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1160 | Embedded Universal Serial Bus Host Controller |
| ISP1160BD | Embedded Universal Serial Bus Host Controller |
| ISP1160BM | Embedded Universal Serial Bus Host Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1130DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1130N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1160 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
| ISP1160BD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
| ISP1160BD,157 | 功能描述:USB 接口集成電路 USB 1.1 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。