欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ISP1181A
廠商: NXP Semiconductors N.V.
英文描述: Full-speed Universal Serial Bus peripheral controller
中文描述: 全速通用串行總線外設控制器
文件頁數: 7/70頁
文件大小: 341K
代理商: ISP1181A
Philips Semiconductors
ISP1181A
Full-speed USB peripheral controller
Product data
Rev. 05 — 08 December 2004
7 of 70
9397 750 13959
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
DATA5
31
26
I/O
bit 5 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
bit 4 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
bit 3 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
bit 2 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
bit 1 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
ground supply
supply voltage (3.0 V to 3.6 V); leave this
pin unconnected when using V
CC
= 5.0 V
multiplexed bidirectional address and data
line; represents address A0 or bit 0 of
D[15:0] in conjunction with input ALE;
level-sensitive input or slew-rate controlled
output (4 mA)
Address phase
: a HIGH-to-LOW transition
on input ALE latches the level on this pin as
address A0 (1 = command, 0 = data)
Data phase
: during reading this pin outputs
bit D[0]; during writing the level on this pin is
latched as bit D[0]
address input; selects command (A0 = 1) or
data (A0 = 0); in a multiplexed address/data
bus configuration this pin is not used and
must be tied LOW (connect to GND)
read strobe input
write strobe input
address latch enable input; a HIGH-to-LOW
transition latches the level on pin AD0 as
address information in a multiplexed
address/data bus configuration; must be
tied LOW (connect to GND) for a separate
address/data bus configuration
chip select input
reset input (Schmitt trigger); a LOW level
produces an asynchronous reset; connect
to V
CC
for power-on reset (internal POR
circuit)
programmable clock output (2 mA)
DATA4
32
27
I/O
DATA3
33
28
I/O
DATA2
34
29
I/O
DATA1
35
30
I/O
GND
V
CC(3.3)
36
37
31
32
-
-
AD0
38
33
I/O
A0
39
34
I
RD
WR
ALE
40
41
42
35
36
37
I
I
I
CS
RESET
43
44
38
39
I
I
CLKOUT
45
40
O
Table 2:
Symbol
[1]
Pin description
…continued
Pin
TSSOP48
Type
Description
HVQFN48
相關PDF資料
PDF描述
ISP1181ADGG Full-speed Universal Serial Bus peripheral controller
ISP1181B Full-speed Universal Serial Bus peripheral controller
ISP1181BBS Full-speed Universal Serial Bus peripheral controller
ISP1181BDGG Full-speed Universal Serial Bus peripheral controller
ISP1181 Full-speed Universal Serial Bus Interface Device(全速通用串行總線接口器件)
相關代理商/技術參數
參數描述
ISP1181ABS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus peripheral controller
ISP1181ABS,518 功能描述:USB 接口集成電路 USB 1.1 ADV DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1181ABS,551 功能描述:USB 接口集成電路 USB 1.1 ADVANCED DEVICE RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1181ABS,557 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1181ABSGE 功能描述:IC USB CNTRLR FULL-SPD 48-HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
主站蜘蛛池模板: 勐海县| 炎陵县| 邹平县| 芦山县| 阿城市| 高州市| 隆林| 惠水县| 尉氏县| 顺平县| 莱阳市| 剑川县| 临泉县| 长阳| 肃宁县| 缙云县| 广灵县| 吐鲁番市| 遂宁市| 兴国县| 泾源县| 孟州市| 泊头市| 夏津县| 新巴尔虎右旗| 丽水市| 牙克石市| 绥德县| 台南县| 阳信县| 宣恩县| 康定县| 拜泉县| 台州市| 临夏县| 道真| 罗源县| 丰宁| 内乡县| 八宿县| 蒙山县|