- 您現在的位置：買賣IC網 > PDF目錄30743 > LM1238AAF/NA (NATIONAL SEMICONDUCTOR CORP) 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 PDF資料下載
參數資料
| 型號： | LM1238AAF/NA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
| 封裝： | N24D |
| 文件頁數： | 22/24頁 |
| 文件大小： | 1207K |
| 代理商： | LM1238AAF/NA |
Typical Performance
Characteristics V
CC = 5V, TA = 25C unless
otherwise specified (Continued)
and Vertical inputs are logic levels. Figure 2 shows the
smaller pin 24 voltage superimposed on the horizontal
blanking pulse input to the neck board with R
H = 4.7K and
C
17 = 0.1F. Note where the voltage at pin 24 is clamped to
about 1 volt when the pin is sinking current. Figure 3 shows
the smaller pin 1 voltage superimposed on the vertical blank-
ing input to the neck board with C
4 jumpered and RV = 4.7K.
and vertical inputs are from deflection. Figure 4 shows the
pin 24 voltage which is derived from a horizontal flyback
pulse of 35 volts peak to peak with R
H = 8.2K and C17
jumpered. Figure 5 shows the pin 1 voltage which is derived
from a vertical flyback pulse of 55 volts peak to peak with C
4
= 1500pF and R
V = 120K.
Figure 6 shows the pin 23 clamp input voltage superimposed
on the neck board clamp logic input pulse. R
31 = 1K and
should be chosen to limit the pin 23 voltage to about 2.5V
peak to peak. This corresponds to the application circuit
given in Figure 9.
CATHODE RESPONSE
Figure 7 shows the response at the red cathode for the
1.5 nanoseconds. The resulting leading edge has a 10.1
nanosecond risetime and a 8% overshoot, while the trailing
edge has a 8.3 nanosecond risetime and a 2% overshoot
with an LM2469 driver.
ABL GAIN REDUCTION
The ABL function reduces the contrast level of the LM1238
as the voltage on pin 22 is lowered from V
CC to around 2
volts. Figure 8 shows the amount of gain reduction as the
voltage is lowered from V
CC (5.0V) to 2V. The gain reduction
is small until V
22 reaches the knee anound 3.7V, where the
slope increases. Many system designs will require about 3 to
5 dB of gain reduction in full beam limiting. Additional attenu-
ation is possible, and can be used in special circumstances.
However, in this case, video performance such as video
linearity and tracking between channels will tend to depart
from normal specifications.
OSD PHASE LOCKED LOOP
Table 2 shows the recommended horizontal scan rate
ranges (in kHz) for each combination of PLL register setting,
0x081E [1:0], and the pixels per line register setting, 0x0802
[7:6]. While the OSD PLL may lock for other combinations,
the performance of the loop will be improved if these recom-
mendations are followed. NR means the combination of PLL
and PPL is not recommended for any scan rate.
TABLE 2. OSD Register Recommendations
Pixels per Line
PLL Range
130
176
240
352
1
30-45
30-41
30-40
30-41
2
45-89
41-82
40-79
41-82
3
89-100
82-100
79-100
82-100
20038759
FIGURE 7. Red Cathode Response
20038760
FIGURE 8. ABL Gain Reduction Curve
LM1238
www.national.com
7
相關PDF資料 |
PDF描述 |
|---|---|
| LM1246AAA/NA | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
| LM1247AAG/NA/NOPB | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
| LM1253AAE/NA | ON-SCREEN DISPLAY IC, PDIP28 |
| LM1267NA/NOPB | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
| LM1269NA/NOPB | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LM123AK-05 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage Regulator |
| LM123AK-05-883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage Regulator |
| LM123AK-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage Regulator |
| LM123AK-12-883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage Regulator |
| LM123AK-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage Regulator |
發布緊急采購，3分鐘左右您將得到回復。