- 您現在的位置：買賣IC網 > PDF目錄361036 > LM98501 (National Semiconductor Corporation) 10-Bit, 27 MSPS Camera Signal Processor PDF資料下載
參數資料
| 型號： | LM98501 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 10-Bit, 27 MSPS Camera Signal Processor |
| 中文描述： | 10位，27 MSPS的攝像機信號處理器 |
| 文件頁數： | 17/24頁 |
| 文件大小： | 490K |
| 代理商： | LM98501 |
Register Memory Map
Register Data
The following section describes all available registers in the
LM98501 register bank and their functions.
PGA GAIN REGISTERS
Register Name PGA Gain 0
Address
Type
Reset Value
0 Hex
Read/Write
0000 0000 Binary
Bit
[7:0]
Bit Symbol
PGA Gain
Description
0.0 dB–32.0 dB in 0.125 dB
steps.
Register Name PGA Gain 1
Address
Type
Reset Value
1 Hex
Read/Write
0000 0000 Binary
Bit
[7:0]
Bit Symbol
PGA Gain
Description
0.0 dB–32.0 dB in 0.125 dB
steps.
Register Name PGA Gain 2
Address
Type
Reset Value
2 Hex
Read/Write
0000 0000 Binary
Bit
[7:0]
Bit Symbol
PGA Gain
Description
0.0 dB–32.0 dB in 0.125 dB
steps.
Register Name PGA Gain 3
Address
Type
3 Hex
Read/Write
Reset Value
0000 0000 Binary
Bit
[7:0]
Bit Symbol
PGA Gain
Description
0.0 dB–32.0 dB in 0.125 dB
steps.
ANALOG OFFSET REGISTERS
Register Name Analog Offset 0
Address
Type
Reset Value
4 Hex
Read/Write
0000 0000 Binary
Bit
[7:0]
Bit Symbol
Signed Analog
Offset
Description
Digital representation of the
analog offset to be applied to
the input of the PGA. See
“Analog Offset” on page 15.
Register Name Analog Offset 1
Address
Type
Reset Value
5 Hex
Read/Write
0000 0000 Binary
Bit
[7:0]
Bit Symbol
Signed Analog
Offset
Description
Digital representation of the
analog offset to be applied to
the input of the PGA. See
“Analog Offset” on page 15.
Register Name Analog Offset 2
Address
Type
Reset Value
6 Hex
Read/Write
0000 0000 Binary
Title
Address
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Default Value
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
0000 0000 (0d)
XXXX 0000 (0d)
0001 0000 (32d)
0100 1110 (78d)
XX00 0X00 (0d)
1010 1010 (170d)
0101 1010 (90d)
PGA Gain 0
PGA Gain 1
PGA Gain 2
PGA Gain 3
Analog Offset 0
Analog Offset 1
Analog Offset 2
Analog Offset 3
CFA Configuration 0
CFA Configuration 1
CFA Definition
Output Black Level
Software Control 0
Software Control 1
Power Level Control 0
Power Level Control 1
FIGURE 12. Register Memory Map
L
www.national.com
17
相關PDF資料 |
PDF描述 |
|---|---|
| LMC555CBPEVAL | CMOS Timer |
| LMC555CN | CMOS Timer |
| LMC555 | CMOS Timer |
| LMC555CM | CMOS Timer |
| LMC555CMM | CMOS Timer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LM98501A WAF | 制造商:Texas Instruments 功能描述: |
| LM98501CCVBH | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit, 27 MSPS Camera Signal Processor |
| LM98501VBH WAF | 制造商:Texas Instruments 功能描述: |
| LM98502A WAF | 制造商:Texas Instruments 功能描述: |
| LM98503 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit, 18 MSPS Camera Signal Processor |
發布緊急采購，3分鐘左右您將得到回復。