欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): LMF100
廠商: National Semiconductor Corporation
英文描述: High Performance Dual Switched Capacitor Filter
中文描述: 高性能雙開關(guān)電容濾波器
文件頁數(shù): 23/28頁
文件大小: 868K
代理商: LMF100
3.0 Applications Information
(Continued)
3.2 SINGLE SUPPLY OPERATION
The LMF100 can also operate with a single-ended power
supply.
Figure
20
shows
single-ended power supply. V
+ and V
+ are again con-
nected to the positive power supply (4 to 15 volts), and V
and V
D
are connected to ground. The A
pin must be
tied to V
/2 for single supply operation. This half-supply point
should be very “clean”, as any noise appearing on it will be
treated as an input to the filter. It can be derived from the
supply voltage with a pair of resistors and a bypass capacitor
(Figure 21a), or a low-impedance half-supply voltage can be
made using a three-terminal voltage regulator or an opera-
tional amplifier (Figure 21b and Figure 21c). The passive re-
sistor divider with a bypass capacitor is sufficient for many
applications, provided that the time constant is long enough
to reject any power supply noise. It is also important that the
half-supply reference present a low impedance to the clock
frequency, so at very low clock frequencies the regulator or
op-amp approaches may be preferable because they will re-
quire smaller capacitors to filter the clock frequency. The
main power supply voltage should be clean (preferably regu-
lated) and bypassed with 0.1 μF.
the
example
filter
with
a
3.3 DYNAMIC CONSIDERATIONS
The maximum signal handling capability of the LMF100, like
that of any active filter, is limited by the power supply volt-
ages used. The amplifiers in the LMF100 are able to swing to
within about 1 volt of the supplies, so the input signals must
be kept small enough that none of the outputs will exceed
these limits. If the LMF100 is operating on
±
5 volts, for ex-
ample, the outputs will clip at about 8V
. The maximum in-
put voltage multiplied by the filter gain should therefore be
less than 8V
p-p
.
Note that if the filter Q is high, the gain at the lowpass or
highpass outputs will be much greater than the nominal filter
gain (Figure 6). As an example, a lowpass filter with a Q of
10 will have a 20 dB peak in its amplitude response at f
. If
the nominal gain of the filter (H
) is equal to 1, the gain at
f
will be 10. The maximum input signal at f
must therefore
be less than 800 mV
p-p
when the circuit is operated on
±
5
volt supplies.
Also note that one output can have a reasonable small volt-
age on it while another is saturated. This is most likely for a
circuit such as the notch in Mode 1 (Figure 7). The notch out-
put will be very small at f
, so it might appear safe to apply a
large signal to the input. However, the bandpass will have its
maximum gain at f
and can clip if overdriven. If one output
clips, the performance at the other outputs will be degraded,
so avoid overdriving any filter section, even ones whose out-
puts are not being directly used. Accompanying Figures 7, 8,
9, 10, 11, 12, 13, 14, 15, 16 and Figure 17 are equations la-
beled “circuit dynamics”, which relate the Q and the gains at
the various outputs. These should be consulted to determine
peak circuit gains and maximum allowable signals for a
given application.
3.4 OFFSET VOLTAGE
The LMF100’s switched capacitor integrators have a slightly
higher input offset voltage than found in a typical continuous
time active filter integrator. Because of National’s new LMC-
MOS process and new design techniques the internal offsets
have been minimized, compared to the industry standard
MF10. Figure 22 shows an equivalent circuit of the LMF100
from which the output dc offsets can be calculated. Typical
values for these offsets with S
A/B
tied to V
+
are:
V
OS1
= opamp offset =
±
5 mV
V
OS2
=
±
30 mV at 50:1 or 100:1
V
OS3
=
±
15 mV at 50:1 or 100:1
When S
is tied to V
, V
will approximately halve. The
dc offset at the BP output is equal to the input offset of the
lowpass integrator (V
). The offsets at the other outputs
depend on the mode of operation and the resistor ratios, as
described in the following expressions.
Mode 1 and Mode 4
Mode 1a
DS005645-32
(a) Resistive Divider with
Decoupling Capacitor
DS005645-33
(b) Voltage Regulator
DS005645-34
(c) Operational Amplifier with
Divider
FIGURE 21. Three Ways of Generating V
+
/2 for Single-Supply Operation
www.national.com
23
相關(guān)PDF資料
PDF描述
LMF100CCN High Performance Dual Switched Capacitor Filter
LMF100CIWM High Performance Dual Switched Capacitor Filter
LMF100ACN IC-MONOLITHIC FILTER
LMF380 LMF380 Triple One-Third Octave Switched-Capacitor Active Filter
LMF380C1J LMF380 Triple One-Third Octave Switched-Capacitor Active Filter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMF100ACN 制造商:NSC 制造商全稱:National Semiconductor 功能描述:IC-MONOLITHIC FILTER
LMF100AJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Filter
LMF100CCN 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:FILTER DUAL SWITCHED CAP DIP 100
LMF100CCN 制造商:Texas Instruments 功能描述:FILTER DUAL SWITCHED CAP DIP 100
LMF100CCN/NOPB 功能描述:IC FILTER DUAL SWITCH CAP 20-DIP RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時(shí)間,帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V,±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR)
主站蜘蛛池模板: 横山县| 汪清县| 包头市| 崇左市| 海口市| 宝兴县| 峨边| 宜阳县| 鄄城县| 江西省| 寿光市| 绥化市| 丰原市| 禄丰县| 收藏| 即墨市| 宜兰市| 天长市| 庄浪县| 当阳市| 凤阳县| 静安区| 新乡县| 镇远县| 高淳县| 扎鲁特旗| 扎囊县| 台北市| 万荣县| 天长市| 湘潭县| 岑溪市| 大姚县| 红河县| 醴陵市| 定兴县| 观塘区| 岑溪市| 视频| 西充县| 莱西市|