- 您現在的位置：買賣IC網 > Datasheet目錄41 > LTC3541EDD#TRPBF (Linear Technology)IC REG DL BCK/LINEAR SYNC 10-DFN Datasheet資料下載
參數資料
| 型號： | LTC3541EDD#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 15/20頁 |
| 文件大小： | 368K |
| 描述： | IC REG DL BCK/LINEAR SYNC 10-DFN |
| 產品培訓模塊： | More Information on LDOs |
| 標準包裝： | 2,500 |
| 拓撲： | 降壓（降壓）同步（1），線性（LDO）（1） |
| 功能： | 任何功能 |
| 輸出數： | 2 |
| 頻率 - 開關： | 2.25MHz |
| 電壓/電流 - 輸出 1： | 0.8 V ~ 5 V，500mA |
| 電壓/電流 - 輸出 2： | 0.4 V ~ 4.1 V，300mA |
| 帶 LED 驅動器： | 無 |
| 帶監控器： | 無 |
| 帶序列發生器： | 是 |
| 電源電壓： | 0.9 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤 |
| 供應商設備封裝： | 10-DFN（3x3） |
| 包裝： | 帶卷 (TR) |
LTC3541
3541fa
PPLICATIO S I FOR ATIO
U
U
proportional to frequency. Both the DC bias and gate charge
losses are proportional to V
IN
and thus their effects will
be more pronounced at higher supply voltages.
2. I
2
R losses are calculated from the resistances of the
internal switches, R
SW
, and external inductor R
L
. In con-
tinuous mode, the average output current flowing through
inductor L is chopped between the main switch and the
synchronous switch. Thus, the series resistance looking
into the SW pin is a function of both top and bottom
MOSFET R
DS(ON)
and the duty cycle (DC) as follows:
R
SW
= (R
DS(ON)TOP
)(DC) + (R
DS(ON)BOT
)(1 DC)
The R
DS(ON)
for both the top and bottom MOSFETs can
be obtained from the Typical Performance Characteristics
curves. Thus, to obtain I
2
R losses, simply add R
SW
to
R
L
and multiply the result by the square of the average
output current.
3. Losses in the VLDO/linear regulator are due to the DC bias
currents as given in the Electrical Characteristics and to the
(V
IN
V
OUT
) voltage drop across the internal output device
transistor.
Other losses when the buck and VLDO are in operation
(ENBUCK and ENVLDO equal logic high), including C
IN
and C
OUT
ESR dissipative losses and inductor core losses,
generally account for less than 2% total additional loss.
THERMAL CONSIDERATIONS
The LTC3541 requires the package backplane metal (GND
pin) to be well soldered to the PC board. This gives the
DFN package exceptional thermal properties. The power
handling capability of the device will be limited by the
maximum rated junction temperature of 125癈. The
LTC3541 has internal thermal limiting designed to protect
the device during momentary overload conditions. For
continuous normal conditions, the maximum junction
temperature rating of 125癈 must not be exceeded. It is
important to give careful consideration to all sources of
thermal resistance from junction to ambient. Additional
heat sources mounted nearby must also be considered.
For surface mount devices, heat sinking is accomplished
by using the heat-spreading capabilities of the PC board
and its copper traces. Copper board stiffeners and plated
through holes can also be used to spread the heat gener-
ated by power devices.
To avoid the LTC3541 exceeding the maximum junction
temperature, some thermal analysis is required. The goal
of the thermal analysis is to determine whether the power
dissipated exceeds the maximum junction temperature of
the part. The temperature rise is given by:
T
R
= P
D
" ?/DIV>
JA
where P
D
is the power dissipated by the regulator and ?/DIV>
JA
is the thermal resistance from the junction of the die to
the ambient temperature.
The junction temperature, T
J
, is given by:
T
J
= T
A
+ T
R
where T
A
is the ambient temperature.
As an example, consider the LTC3541 with an input voltage
V
IN
of 2.9V, an LV
IN
voltage of 1.8V, an LV
OUT
voltage of
1.5V, a load current of 200mA for the buck, a load cur-
rent of 300mA for the VLDO and an ambient temperature
of 85癈. From the typical performance graph of switch
resistance, the R
DS(ON)
of the P-channel switch at 85癈 is
approximately 0.25?The R
DS(ON)
of the N-channel switch
is approximately 0.4? Therefore, power dissipated by the
part is approximately:
P
D
= (I
LOADBUCK
)
2
" R
SW
+ (I
LOADVLDO
)
"
(LV
IN
LV
OUT
) = 167mW
For the 3mm ?3mm DFN package, the ?/DIV>
JA
is 43癈/W.
Thus, the junction temperature of the regulator is:
T
J
= 85癈 + (0.167)(43) = 92癈
which is well below the maximum junction temperature
of 125癈.
Note that at higher supply voltages, the junction tempera-
ture is lower due to reduced switch resistance R
DS(ON)
.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC3670EDDB#TRPBF | IC REG TRPL BCK/LINEAR 12DFN |
| LTC3672BEDC-1#TRPBF | IC REG TRPL BCK/LINEAR 8-DFN |
| LTC3700EMS#TRPBF | IC REG DL BUCK/LINEAR 10MSOP |
| LTC4151HMS#TRPBF | IC PWR MONITOR MS 80V SD 10MSOP |
| LTC4210-2CS6#TRM | IC CONTROLLER HOT SWAP TSOT23-6 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC3542 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:500mA, 2.25MHz Synchronous Step-Down DC/DC Converter |
| LTC3542-1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:500mA, 2.25MHz 2.8V Output Synchronous Step-Down DC/DC Converter |
| LTC3542EDC#PBF | 制造商:Linear Technology 功能描述:DC-DC CONVERTER BUCK 2.25MHZ 制造商:Linear Technology 功能描述:DC-DC CONVERTER, BUCK, 2.25MHZ, 500mA, DFN-6; Primary Input Voltage:5.5V; No. of Outputs:1; Output Current:500mA; No. of Pins:6; Operating Temperature Min:-40C; Operating Temperature Max:85C; Package / Case:6-DFN ;RoHS Compliant: Yes |
| LTC3542EDC#TRMPBF | 功能描述:IC REG BUCK SYNC ADJ 0.5A 6DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩壓器 - DC DC 開關穩壓器 系列:- 產品培訓模塊:High Efficiency Current Mode Switching Regulators CMOS LDO Regulators 特色產品:BD91x Series Step-Down Regulators 標準包裝:2,500 系列:- 類型:降壓（降壓） 輸出類型:兩者兼有 輸出數:2 輸出電壓:3.3V，0.8 V ~ 2.5 V 輸入電壓:4.5 V ~ 5.5 V PWM 型:電流模式 頻率 - 開關:1MHz 電流 - 輸出:1.5A 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-VFQFN 裸露焊盤 包裝:帶卷 (TR) 供應商設備封裝:VQFN020V4040 產品目錄頁面:1373 (CN2011-ZH PDF) 其它名稱:BD9152MUV-E2TR |
| LTC3542EDC#TRPBF | 功能描述:IC REG BUCK SYNC ADJ 0.5A 6DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩壓器 - DC DC 開關穩壓器 系列:- 標準包裝:500 系列:- 類型:切換式電容器（充電泵），反相 輸出類型:固定 輸出數:1 輸出電壓:-3V 輸入電壓:2.3 V ~ 5.5 V PWM 型:Burst Mode? 頻率 - 開關:900kHz 電流 - 輸出:100mA 同步整流器:無 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 包裝:帶卷 (TR) 供應商設備封裝:TSOT-23-6 其它名稱:LTC1983ES6-3#TRMTR |
發布緊急采購，3分鐘左右您將得到回復。