- 您現在的位置：買賣IC網 > PDF目錄382288 > MB84VP24491HK-70PBS (Fujitsu Limited) RES NET BUSSED 150 OHM 6-SIP PDF資料下載
參數資料
| 型號： | MB84VP24491HK-70PBS |
| 廠商： | Fujitsu Limited |
| 英文描述： | RES NET BUSSED 150 OHM 6-SIP |
| 中文描述： | 128M的（x16）的快閃記憶體32M的（x16）的移動FCRAMTM |
| 文件頁數： | 48/70頁 |
| 文件大小： | 1272K |
| 代理商： | MB84VP24491HK-70PBS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
MB84VP24491HK
-70
47
WRITE OPERATION (32M Page mode FCRAM)
*1 : Maximum value is applicable if CE1r is kept at Low without any address change. If the relaxation is needed by
system operation, please contact local FUJITSU representative for the relaxation of 1
μ
s limitation.
*2 : Minimum value must be equal or greater than the sum of write pulse (t
CW
, t
WP
or t
BW
) and write recovery time
(t
WRC
, t
WR
or t
BR
).
*3 : Write pulse is defined from High to Low transition of CE1r, WE, or LB / UB, whichever occurs last.
*4 : Write recovery is defined from Low to High transition of CE1r, WE, or LB / UB, whichever occurs first.
*5 : Applicable to any address change when CE1r stays Low.
*6 : If OE is Low after minimum t
OHCL
, read cycle is initiated. In other word, OE must be brought to High within 5ns
after CE1r is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum t
RC
is met.
*7 : If OE is Low after new address input, read cycle is initiated. In other word, OE must be brought to High at the
same time or before new address valid. Once read cycle is initiated, new write pulse should be input after
minimum t
RC
is met.
Parameter
Symbol
Value
Unit
Remarks
Min
Max
Write Cycle Time
t
WC
70
1000
ns
*1, *2
Address Setup Time
t
AS
0
—
ns
*2
CE1r Write Pulse Width
t
CW
45
—
ns
*3
WE Write Pulse Width
t
WP
45
—
ns
*3
LB / UB Write Pulse Width
t
BW
45
—
ns
*3
CE1r Write Recovery Time
t
WRC
15
—
ns
*4
WE Write Recovery Time
t
WR
15
1000
ns
*4
LB / UB Write Recovery Time
t
BR
15
1000
ns
*4
Data Setup Time
t
DS
20
—
ns
Data Hold Time
t
DH
0
—
ns
Address Invalid Time after Write
t
AXW
—
10
ns
*5
OE High to CE1r Low Setup Time for
Write
t
OHCL
–5
—
ns
*6
OE High to Address Setup Time
for Write
t
OES
0
—
ns
*7
LB and UB Write Pulse Overlap
t
BWO
20
—
ns
CE1r High Pulse Width
t
CP
15
—
ns
相關PDF資料 |
PDF描述 |
|---|---|
| MB84VP24491HK | 128M (X16) FLASH MEMORY 32M (X16) Mobile FCRAMTM |
| MB86029 | TV/VCR D/A Converter (3 ch, 8 bit) |
| MB86046B | MB86046B is home bus protocol controller for the home bus interface |
| MB86060 | 16-Bit Interpolating Digital to Analog Converter |
| MB86060PFV | 16-Bit Interpolating Digital to Analog Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MB-850 | 制造商:Black & Decker 功能描述:19" Replacement Mower Blade for MM850, MM875, CMM1000 and CMM1200 制造商:BLACK & DECKER 功能描述:REPLACEMENT BLADE MM850 CMM1000 MM875 CMM1200 |
| MB8508S064CE-100 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 M x 64 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM |
| MB85101BAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101BBN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101CAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
發布緊急采購，3分鐘左右您將得到回復。