
Coprocessor Interface Description
10-6
MC68030 USER’S MANUAL
MOTOROLA
To improve the efficiency of operand transfers between memory and the coprocessor, a
coprocessor that requires a relatively high amount of bus bandwidth or has special bus
requirements can be implemented as a DMA coprocessor. DMA coprocessors can operate
as bus masters. The coprocessor provides all control, address, and data signals necessary
to request and obtain the bus and then performs DMA transfers using the bus. DMA
coprocessors, however, must still act as bus slaves when they require information or
services of the main processor using the M68000 coprocessor interface protocol.
10.1.4.2 PROCESSOR-COPROCESSOR INTERFACE.
the signals involved in an asynchronous non-DMA M68000 coprocessor interface. The
synchronous interface is similar. Since the CpID on signals A13-A15 of the address bus is
used with other address signals to select the coprocessor, the system designer can use
several coprocessors of the same type and assign a unique CpID to each one.
Figure 10-2 is a block diagram of
The MC68030 accesses the registers in the CIR set using standard asynchronous or
synchronous bus cycles. Thus, the bus interface implemented by a coprocessor for its
interface register set must satisfy the MC68030 address, data, and control signal timing. The
MC68030 timing information for read and write cycles is illustrated in Figures 13-5-13-8 on
foldout pages in the back of this manual. The MC68030 never requests a burst operation
Figure 10-2. Asynchronous Non-DMA M68000 Coprocessor
Interface Signal Usage
FC2-FC0
A19-A13
COPROCESSOR
DECODE
LOGIC
CS
COPROCESSOR
ASYNCHRONOUS
BUS
INTERFACE
LOGIC
AS
DS
R/W
A4-A1
D31-D0
DSACK1/DSACK0
MAIN CONTROLLER
MC68EC030
FC2-FC0 = 111 CPU SPACE CYCLE
A19-A16 = 0010 COPROCESSOR ACCESS IN CPU SPACE
A15-A13 = xxx COPROCESSOR IDENTIFICATION
A4-A1 = rrrr COPROCESSOR INTERFACE REGISTER SELECTOR
±
Chip select logic may be integrated into the coprocessor.
Address lines not specified above are "0" during coprocessor access.
±
±
*
*