欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM6209CP35
廠商: MOTOROLA INC
元件分類: SRAM
英文描述: 64K x 4 Bit Fast Static RAM
中文描述: 64K X 4 STANDARD SRAM, 35 ns, PDIP28
封裝: 0.300 INCH, PLASTIC, DIP-28
文件頁數: 3/8頁
文件大小: 175K
代理商: MCM6209CP35
MCM6209C
3
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1 MHz, dV = 3 V, TA = 25
°
C, Periodically Sampled Rather Than 100% Tested)
Characteristic
Symbol
Max
Unit
Address Input Capacitance
Cin
Cin
CI/O
6
pF
Control Pin Input Capacitance (E, G, W)
6
pF
I/O Capacitance
8
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
5 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
Figure 1A Unless Otherwise Noted
READ CYCLE
(See Notes 1 and 2)
– 12
– 15
– 20
– 25
– 35
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tELQV
tGLQV
tAXQX
tELQX
tEHQZ
tGLQX
tGHQZ
tELICCH
tEHICCL
12
15
20
25
35
ns
2
Address Access Time
12
15
20
25
35
ns
Enable Access Time
12
15
20
25
35
ns
3
Output Enable Access Time
6
8
10
12
15
ns
Output Hold from Address Change
4
4
4
4
4
ns
Enable Low to Output Active
4
4
4
4
4
ns
4, 5, 6
Enable High to Output High–Z
0
6
0
8
0
9
0
10
0
10
ns
4, 5, 6
Output Enable Low to Output Active
0
0
0
0
0
ns
4, 5, 6
Output Enable High to Output High–Z
0
6
0
7
0
8
0
10
0
ns
4, 5, 6
Power Up Time
0
0
0
0
0
ns
Power Down Time
12
15
20
25
35
ns
NOTES:
1. W is high for read cycle.
2. All timings are referenced from the last valid address to the first transitioning address.
3. Addresses valid prior to or coincident with E going low.
4. At any given voltage and temperature, tEHQZ max is less than tELQX min, and tGHQZ max is less than tGLQX min, both for a given device
and from device to device.
5. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected (E = VIL, G
VIL).
AC TEST LOADS
Figure 1A
Figure 1B
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time (even though most devices do not
require it). On the other hand, responses from
the memory are specified from the device
point of view. Thus, the access time is shown
as a maximum since the device never pro-
vides data later than that time.
TIMING LIMITS
OUTPUT
Z0 = 50
RL = 50
VL = 1.5 V
5 pF
+ 5 V
OUTPUT
255
480
相關PDF資料
PDF描述
MCM62110 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM62110FN15 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM62110FN17 CAP CERM 10PF 200V NP0 RF 0603
MCM62110FN20 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM6226BB 128K x 8 Bit Static Random Access Memory
相關代理商/技術參數
參數描述
MCM62110 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM62110FN15 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM62110FN17 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM62110FN20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker
MCM6223YJ15 制造商:Motorola Inc 功能描述:
主站蜘蛛池模板: 南平市| 探索| 潼南县| 恩平市| 定日县| 阿合奇县| 中西区| 三原县| 江山市| 长海县| 尖扎县| 澄江县| 江都市| 平罗县| 绥棱县| 左贡县| 连江县| 宁南县| 叶城县| 东至县| 吉安县| 兰州市| 宜兰县| 繁昌县| 横峰县| 诏安县| 汶上县| 磐安县| 肇源县| 东港市| 娄烦县| 富蕴县| 大姚县| 盐源县| 枞阳县| 西吉县| 将乐县| 科技| 安宁市| 宁都县| 洛川县|