- 您現(xiàn)在的位置：買賣IC網 > PDF目錄371086 > MCM6343YJ15R (MOTOROLA INC) 256K x 15 Bit 3.3 V Asynchronous Fast Static RAM PDF資料下載
參數(shù)資料
| 型號： | MCM6343YJ15R |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 256K x 15 Bit 3.3 V Asynchronous Fast Static RAM |
| 中文描述： | 256K X 16 STANDARD SRAM, 15 ns, PDSO44 |
| 封裝： | 0.400 INCH, SOJ-44 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大小： | 169K |
| 代理商： | MCM6343YJ15R |
MCM6343
6
MOTOROLA FAST SRAM
WRITE CYCLE 1
(W Controlled; See Notes 1, 2, and 3)
Parameter
Symbol
b l
MCM6343–12
MCM6343–15
U i
Unit
Notes
Min
Max
Min
Max
Write Cycle Time
tAVAV
tAVWL
tAVWH
tAVWH
tWLWH
tWLEH
12
—
15
—
ns
4
Address Setup Time
0
—
0
—
ns
Address Valid to End of Write
10
—
12
—
ns
Address Valid to End of Write (G High)
9
—
10
—
ns
Write Pulse Width
10
—
12
—
ns
Write Pulse Width (G High)
tWLWH
tWLEH
9
—
10
—
ns
Data Valid to End of Write
tDVWH
tWHDX
tWLQZ
tWHQX
tWHAX
6
—
7
—
ns
Data Hold Time
0
—
0
—
ns
Write Low to Data High–Z
0
6
0
7
ns
5, 6, 7
Write High to Output Active
3
—
3
—
ns
5, 6, 7
Write Recovery Time
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus
contention conditions during read and write cycles.
3. If G goes low coincident with or after W goes low, the output will remain in a high–impedance state.
4. All write cycle timings are referenced from the last valid address to the first transitioning address.
5. This parameter is sampled and not 100% tested.
6. Transition is measured
±
200 mV from steady–state voltage.
7. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.
DATA VALID
tDVWH
tAVWL
tAVWH
tAVAV
tWHAX
tWLWH
tWHDX
tWLQZ
tWHQX
HIGH–Z
HIGH–Z
A (ADDRESS)
W (WRITE ENABLE)
E (CHIP ENABLE)
Q (DATA OUT)
D (DATA IN)
tWLEH
LB, UB (BYTE ENABLE)
WRITE CYCLE 1
(W Controlled; See Notes 1, 2, and 3)
相關PDF資料 |
PDF描述 |
|---|---|
| MCM63D736 | 128K x 36 Bit Synchronous Dual I/O, Dual Address SRAM(128K x 36 Bit同步雙I/O口,雙地址靜態(tài)存儲器) |
| MCM63F733ATQ10 | 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
| MCM63F733ATQ10R | ER 2C 2#16S PIN RECP |
| MCM63F733ATQ11 | 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
| MCM63F733ATQ11R | 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCM63D736 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 Bit Synchronous Dual I/O, Dual Address SRAM |
| MCM63D736TQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 Bit Synchronous Dual I/O, Dual Address SRAM |
| MCM63D736TQ133 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 Bit Synchronous Dual I/O, Dual Address SRAM |
| MCM63D736TQ83 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 Bit Synchronous Dual I/O, Dual Address SRAM |
| MCM63F733A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。