欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM63P733ATQ100R
廠商: MOTOROLA INC
元件分類: SRAM
英文描述: ER 7C 7#16S SKT RECP
中文描述: 128K X 32 CACHE SRAM, 4.5 ns, PQFP100
封裝: TQFP-100
文件頁數: 4/16頁
文件大小: 238K
代理商: MCM63P733ATQ100R
MCM63P733A
4
MOTOROLA FAST SRAM
PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
85
ADSC
Input
Synchronous Address Status Controller: Active low, interrupts any
ongoing burst and latches a new external address. Used to initiate a
READ, WRITE, or chip deselect.
84
ADSP
Input
Synchronous Address Status Processor: Active low, interrupts any
ongoing burst and latches a new external address. Used to initiate a
new READ, WRITE, or chip deselect (exception — chip deselect
does not occur when ADSP is asserted and SE1 is high).
83
ADV
Input
Synchronous Address Advance: Increments address count in
accordance with counter type selected (linear/interleaved).
(a) 51, 52, 53, 56, 57, 58, 59, 62, 63
(b) 68, 69, 72, 73, 74, 75, 78, 79, 80
(c) 1, 2, 3, 6, 7, 8, 9, 12, 13
(d) 18, 19, 22, 23, 24, 25, 28, 29, 30
DQx
I/O
Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b, c, d).
86
G
Input
Asynchronous Output Enable Input.
89
K
Input
Clock: This signal registers the address, data in, and all control
signals except G, LBO, and ZZ.
31
LBO
Input
Linear Burst Order Input: This pin may be left floating; it will default
as interleaved.
Low — linear burst counter (68K/PowerPC).
High — interleaved burst counter (486/i960/Pentium).
32, 33, 34, 35, 44, 45, 46,
47, 48, 49, 50, 81, 82, 99, 100
SA
Input
Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
36, 37
SA1, SA0
Input
Synchronous Address Inputs: These pins must be wired to the two
LSBs of the address bus for proper burst operation. These inputs
are registered and must meet setup and hold times.
93, 94, 95, 96
(a) (b) (c) (d)
SBx
Input
Synchronous Byte Write Inputs: “x” refers to the byte being written
(byte a, b, c, d). SGW overrides SBx.
98
SE1
Input
Synchronous Chip Enable: Active low to enable chip.
Negated high — blocks ADSP or deselects chip when ADSC is
asserted.
97
SE2
Input
Synchronous Chip Enable: Active high for depth expansion.
92
SE3
Input
Synchronous Chip Enable: Active low for depth expansion.
88
SGW
Input
Synchronous Global Write: This signal writes all bytes regardless of
the status of the SBx and SW signals. If only byte write signals SBx
are being used, tie this pin high.
87
SW
Input
Synchronous Write: This signal writes only those bytes that have
been selected using the byte write SBx pins. If only byte write
signals SBx are being used, tie this pin low.
64
ZZ
Input
Sleep Mode: This active high asynchronous signal places the RAM
into the lowest power mode. The ZZ pin disables the RAMs internal
clock when placed in this mode. When ZZ is negated, the RAM
remains in low power mode until it is commanded to READ or
WRITE. Data integrity is maintained upon returning to normal
operation.
15, 41, 65, 91
VDD
VDDQ
VSS
Supply
Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77
Supply
I/O Power Supply.
5, 10, 17, 21, 26, 40,
55, 60, 67, 71, 76, 90
Supply
Ground.
14, 16, 38, 39, 42, 43, 66
NC
No Connection: There is no connection to the chip.
相關PDF資料
PDF描述
MCM63P733ATQ117 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ117R 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ133 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ133R ER 5C 5#16S PIN RECP
MCM63R736 4MBit Synchronous Late Write Fast Static RAM(4M位同步遲寫快速靜態RAM)
相關代理商/技術參數
參數描述
MCM63P733ATQ117 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ117R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ133 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ133R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ90 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
主站蜘蛛池模板: 溆浦县| 读书| 涪陵区| 左云县| 芮城县| 昌都县| 洪雅县| 玛沁县| 崇左市| 临颍县| 丰镇市| 辉南县| 比如县| 阜阳市| 阿瓦提县| 鄂温| 苍南县| 白银市| 嘉鱼县| 台安县| 南漳县| 赤城县| 宁化县| 长沙县| 焦作市| 白水县| 滦平县| 澳门| 恩施市| 浪卡子县| 邢台县| 嘉定区| 齐齐哈尔市| 商洛市| 潢川县| 商都县| 青海省| 卫辉市| 偏关县| 荥阳市| 汉沽区|