- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382324 > MF4 (National Semiconductor Corporation) MF4 4th Order Switched Capacitor Butterworth Lowpass Filter PDF資料下載
參數(shù)資料
| 型號(hào)： | MF4 |
| 廠(chǎng)商： | National Semiconductor Corporation |
| 英文描述： | MF4 4th Order Switched Capacitor Butterworth Lowpass Filter |
| 中文描述： | MF4四階巴特沃斯低通開(kāi)關(guān)電容濾波器 |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大小： | 481K |
| 代理商： | MF4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Typical Performance Characteristics
(Continued)
1.0 MF4 Application Hints
The MF4 is a non-inverting unity gain low-pass fourth-order
Butterworth switched-capacitor filter. The switched-capacitor
topology makes the cutoff frequency (where the gain drops
3.01 dB below the DC gain) a direct ratio of the clock fre-
quency supplied to the filter. Internal integrator time con-
stants set the filter’s cutoff frequency. The resistive element
of these integrators is actually a capacitor which is
“switched” at the clock frequency (for a detailed discussion
see Input Impedance Section). Varying the clock frequency
changes the value of this resistive element and thus the time
constant of the integrators. The clock-to-cutoff-frequency ra-
tio (f
f
c
) is set by the ratio of the input and feedback ca-
pacitors
in
the
integrators.
clock-to-cutoff-frequency ratio the closer this approximation
is to the theoretical Butterworth response. The MF4 is avail-
able in f
CLK
/f
c
ratios of 50:1 (MF4-50).
The
higher
the
1.1 CLOCK INPUTS
The MF4 has a Schmitt-trigger inverting buffer which can be
used to construct a simple R/C oscillator. Pin 3 is connected
to V
which makes Pin 2 a low impedance output. The oscil-
lator’s frequency is nominally
(1)
which, is typically
(2)
for V
CC
= 10V.
Note that f
is dependent on the buffer’s threshold levels
as well as the resistor/capacitor tolerance (see Figure 1).
Schmitt-trigger threshold voltage levels can change signifi-
cantly causing the R/C oscillator’s frequency to vary greatly
from part to part.
Where accurate cutoff frequency is required, an external
clock can be used to drive the CLK R input of the MF4. This
input is TTL logic level compatible and also presents a very
light load to the external clock source (
～
2 μA). With split sup-
plies and the level shift (L. Sh) tied to system ground, the
logic level is about 2V. (See the Pin Description for L. Sh).
1.2 POWER SUPPLY
The MF4 can be powered from a single supply or split sup-
plies. The split supply mode shown in Figures 2, 3 is the
most flexible and easiest to implement. Supply voltages of
±
5V to
±
7V enable the use of TTL or CMOS clock logic lev-
els. Figure 4 shows AGND resistor-biased to V
+
/2 for single
supply operation. In this mode only CMOS clock logic levels
can be used, and input signals should be capacitor-coupled
or biased near mid-supply.
1.3 INPUT IMPEDANCE
The MF4 low-pass filter input (FILTER IN) is not a high im-
pedance buffer input. This input is a switched-capacitor re-
sistor equivalent, and its effective impedance is inversely
proportional to the clock frequency. The equivalent circuit of
the filter’s input can be seen in Figure 5 The input capacitor
charges to V
during the first half of the clock period; during
the second half the charge is transferred to the feedback ca-
pacitor. The total transfer of charge in one clock cycle is
therefore Q = C
V
, and since current is defined as the flow
of charge per unit time, the average input current becomes
I
in
= Q/T
(where T equals one clock period) or
The equivalent input resistor (R
in
) then can be expressed as
The input capacitor is 2 pF, so
The higher the clock-to-cutoff-frequency ratio, the greater
equivalent input resistance for a given clock frequency.
This input resistance will form a voltage divider with the
source impedance (R
). Since R
is inversely propor-
tional to the cutoff frequency, operation at higher cutoff fre-
quencies will be more likely to load the input signal which
would appear as an overall decrease in gain to the output of
the filter. Since the filter’s ideal gain is unity, the overall gain
is given by:
f
/f
Deviation
vs Temperature
DS005064-38
DC Gain Deviation
vs Power Supply Voltage
DS005064-40
DC Gain Deviation
vs Temperature
DS005064-41
www.national.com
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MF5CWM | MF5 Universal Monolithic Switched Capacitor Filter |
| MF600SWI | Mirco Filter For ADSL CPE Side |
| MF601F | Mirco Filter For ADSL CPE Side |
| MF602F | Mirco Filter For ADSL CPE Side |
| MF609 | The in-Line Micro filter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MF-40 | 制造商:COOPER INDUSTRIES 功能描述:UNV WRNCH STANDARD 3/8 FMALE S |
| MF4001 | 制造商:CYSTEKEC 制造商全稱(chēng):Cystech Electonics Corp. 功能描述:SURFACE MOUNT DIODES |
| MF4002 | 制造商:CYSTEKEC 制造商全稱(chēng):Cystech Electonics Corp. 功能描述:SURFACE MOUNT DIODES |
| MF4003 | 制造商:CYSTEKEC 制造商全稱(chēng):Cystech Electonics Corp. 功能描述:SURFACE MOUNT DIODES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。