- 您現在的位置：買賣IC網 > PDF目錄26839 > MPC9894VFR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 PDF資料下載
參數資料
| 型號： | MPC9894VFR2 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| 封裝： | 11 X 11 MM, MAPBGA-100 |
| 文件頁數： | 1/28頁 |
| 文件大小： | 362K |
| 代理商： | MPC9894VFR2 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MPC9894
Rev 4, 07/2005
Freescale Semiconductor
Technical Data
Freescale Semiconductor, Inc., 2005. All rights reserved.
Quad Input Redundant IDCS Clock
Generator
The MPC9894 is a differential input and output, PLL-based Intelligent
Dynamic Clock Switch (IDCS) and clock generator specifically designed for
redundant clock distribution systems. The device receives up to four LVPECL
clock signals and generates eight phase-aligned output clocks. The MPC9894 is
able to detect failing clock signals and to dynamically switch to a redundant clock
signal. The switch from the failing clock to the redundant clock occurs without
interruption of the output clock signal (output clock slews to alignment). The
phase bump typically caused by a clock failure is eliminated. The device offers
eight low-skew clock outputs organized into four output banks, each configurable
to support the different clock frequencies. The extended temperature range of
the MPC9894 supports telecommunication and networking requirements.
Features
8 differential LVPECL output pairs
Quad-redundancy reference clock inputs
IDCS-on-chip intelligent dynamic clock switch
Smooth output phase transition during clock failover switch/*
Automatically detects clock failures
Clock activity monitor
Clock qualifier inputs
Manual clock select and automatic switch modes
21.25 – 340 MHz output frequency range
Specified frequency and phase slew rate on clock switch
LVCMOS compatible control inputs and outputs
External feedback enables zero-delay configurations
Output enable/disable and static test mode (PLL bypass)
Low-skew characteristics: maximum 50 ps(1) output-to-output
I2C interface for device configuration
Low cycle-to-cycle and period jitter
IEEE 1149.1 JTAG Interface
100-ball MAPBGA package
100-ball Pb-free package available
Supports 2.5 V or 3.3 V supplies with 2.5 V and 3.3 V I/O
Junction temperature range –40
°C to +110°C
Functional Description
The MPC9894 is a quad differential redundant input clock generator. The device contains logic for clock failure detection and
auto switching for clock redundant applications. The generator uses a fully integrated PLL to generate clock signals from any one
of four redundant clock sources. The PLL multiplies the frequency of the input reference clock by one, two, four, eight or divides
the reference clock by two or four. The frequency-multiplied clock signal drives four banks of two differential outputs. Each bank
allows an individual frequency-divider configuration. All outputs are phase-aligned(1) to each other. Due to the external PLL
feedback, the clock signals of all outputs are also phase-aligned(1) to the selected input reference clock, providing virtually
zero-delay capability.
The integrated IDCS continuously monitors all four clock inputs and indicates a clock failure for each clock input. When a false
clock signal is detected on the active clock, the MPC9894 switches to a redundant clock input, forcing the PLL to slowly slew to
alignment and not produce any phase bumps at the outputs. The MPC9894 also provides a manual mode that allows for
user-controlled clock switches.
The device is packaged in a 11x11 mm2 100-ball MAPBGA package.
1.
At coincident rising edges.
MPC9894
QUAD INPUT REDUNDANT
IDCS CLOCK GENERATOR
VF SUFFIX
100-LEAD MAPBGA PACKAGE
CASE 1462-01
VM SUFFIX
100-LEAD MAPBGA PACKAGE
Pb-FREE PACKAGE
CASE 1462-01
相關PDF資料 |
PDF描述 |
|---|---|
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9894VM | 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL |
| MPC990 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC990F18 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC991 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC991FA | 制造商:Motorola Inc 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。