- 您現在的位置：買賣IC網 > PDF目錄382356 > N643GT7GI (Advanced Micro Devices, Inc.) 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory PDF資料下載
參數資料
| 型號： | N643GT7GI |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| 中文描述： | 64兆位（4個M x 16位）的CMOS 1.8伏，只有同時讀/寫，突發模式閃存 |
| 文件頁數： | 13/49頁 |
| 文件大小： | 382K |
| 代理商： | N643GT7GI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
May 8, 2006 25692A2
Am29BDS643G
11
D A T A S H E E T
Power Saving Function
The Power Save function reduces the amount of
switching on the data output bus by changing the
minimum number of bits possible, thereby reducing
power consumption. This function is active only during
burst mode operations.
The device compares the word previously output to the
system with the new word to be output. If the number of
bits to be switched is 0–8 (less than half the bus width),
the device simply outputs the new word on the data
bus. If, however, the number of bits that must be
switched is 9 or higher, the data is
inverted
before being
output on the data bus. This effectively limits the
maximum number of bits that are switched for any
given read cycle to eight. The device indicates to the
system whether or not the data is inverted via the PS
(power saving) output. If the word on the data bus is
not
inverted, PS = V
IL
; if the word on the data bus is
inverted, PS = V
IH
.
During initial power up the PS function is disabled. To
enable the PS function, the system must write the
Enable PS command sequence to the flash device (see
the Command Definitions table).
When the PS function is enabled, one additional clock
cycle is inserted during the initial and second access of
a burst sequence. See Figure 20. The RDY output indi-
cates this condition to the system.
The device is also capable of receiving inverted data
during command and write operations. The host
system must indicate to the device via the PS input
whether or not the input data is inverted. PS must be
driven to V
IH
for inverted data, or to V
IL
for non-inverted
data.
To disable the PS function, the system must hardware
reset the device (drive the RESET# input low).
Simultaneous Read/Write Operations with
Zero Latency
This device is capable of reading data from one bank
of memory while programming or erasing in one of the
other three banks of memory. An erase operation may
also be suspended to read from or program to another
location within the same bank (except the sector being
erased). Figure 22 shows how read and write cycles
may be initiated for simultaneous operation with zero
latency. Refer to the DC Characteristics table for
read-while-program and read-while-erase current
specifications.
Writing Commands/Command Sequences
The device has inputs/outputs that accept both ad-
dress and data information. To write a command or
command sequence (which includes programming
data to the device and erasing sectors of memory), the
system must drive AVD# and CE# to V
IL
, and OE# to
V
IH
when providing an address to the device, and
drive WE# and CE# to V
IL
, and OE# to V
IH
. when writ-
ing commands or data.
The device features an
Unlock Bypass
mode to facili-
tate faster programming. Once the device enters the
Unlock Bypass mode, only two write cycles are re-
quired to program a word, instead of four.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. Table 7 indicates the address
space that each sector occupies. The device address
space is divided into four banks: Banks A and B con-
tain both 8 Kword boot sectors in addition to 32 Kword
sectors, while Banks C and D contain only 32 Kword
sectors. A “bank address” is the address bits required
to uniquely select a bank. Similarly, a “sector address”
is the address bits required to uniquely select a sector.
Refer to the DC Characteristics table for write mode
current specifications. The AC Characteristics section
contains timing specification tables and timing dia-
grams for write operations.
Accelerated Program Operation
The device offers accelerated program operations
through the V
PP
input. This function is primarily in-
tended to allow faster manufacturing throughput at the
factory. If the system asserts V
ID
on this input, the de-
vice automatically enters the aforementioned Unlock
Bypass mode and uses the higher voltage on the input
to reduce the time required for program operations.
The system would use a two-cycle program command
sequence as required by the Unlock Bypass mode.
Removing V
ID
from the V
PP
input returns the device to
normal operation.
Autoselect Functions
If the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in
this mode. Refer to the Autoselect Functions and Au-
toselect Command Sequence sections for more
information.
Standby Mode
When the system is not reading or writing to the de-
vice, it can place the device in the standby mode. In
this mode, current consumption is greatly reduced,
and the outputs are placed in the high impedance
state, independent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# inputs are both held at V
CC
± 0.2 V.
The device requires standard access time (t
CE
) for
相關PDF資料 |
PDF描述 |
|---|---|
| N643GT7MI | 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| N80186 | High Integration 16-Bit Microprocessor iAPX86 Family |
| N80186-10 | High Integration 16-Bit Microprocessor iAPX86 Family |
| N80186-10B | High Integration 16-Bit Microprocessor iAPX86 Family |
| N80186B | High Integration 16-Bit Microprocessor iAPX86 Family |
相關代理商/技術參數 |
參數描述 |
|---|---|
| N643GT7MI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| N6455A | 制造商:Agilent Technologies 功能描述:HARD COPY MANUAL, 4000X-SERIES OSCILLOSCOPE; Plug Type:-; Accessory Type:Hard Copy Manual; For Use With:InfiniiVision 4000 X-Series Oscilloscopes ;RoHS Compliant: NA |
| N6456A | 制造商:AGILENT TECHNOLOGIES, INC. 功能描述:Rackmount Kit for 2000 and 3000X Series Oscilloscopes 制造商:Agilent Technologies 功能描述:Bulk 制造商:Agilent Technologies 功能描述:OPTION RACK MOUNT KIT FOR X-SERIES 制造商:Agilent Technologies 功能描述:RACK MOUNT KIT; Accessory Type:Rackmount Kit; For Use With:Agilent InfiniiVision 2000X / 3000X Series Oscilloscopes ;RoHS Compliant: NA 制造商:Agilent Technologies 功能描述:Rack mount kit |
| N6457A | 制造商:AGILENT TECHNOLOGIES, INC. 功能描述:Soft Carrying Case and Front Panel Cover for 2000 and 3000X Series Scopes 制造商:Agilent Technologies 功能描述:Bulk 制造商:Agilent Technologies 功能描述:ACCESSORY SOFT CASE AND FRONT PANEL 制造商:Agilent Technologies 功能描述:ACCESSORY, SOFT CASE AND FRONT PANEL 制造商:Agilent Technologies 功能描述:SOFT CARRYING CASE AND FRONT PANEL COVER; Accessory Type:Case and Front Panel Cover; For Use With:Agilent InfiniiVision 2000X / 3000X Series Oscilloscopes ;RoHS Compliant: NA 制造商:Agilent Technologies 功能描述:Soft Carrying Case |
| N6458A-ABA | 制造商:Agilent Technologies 功能描述:Hard Copy User's Manual 2000 X series 制造商:Agilent Technologies 功能描述:N6458A / English Users Guide |
發布緊急采購，3分鐘左右您將得到回復。