- 您現在的位置：買賣IC網 > PDF目錄361089 > NCN6004A (ON SEMICONDUCTOR) Dual SAM/SIM Interface Integrated Circuit PDF資料下載
參數資料
| 型號： | NCN6004A |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | Dual SAM/SIM Interface Integrated Circuit |
| 中文描述： | 雙軟管/ SIM卡接口集成電路 |
| 文件頁數： | 30/40頁 |
| 文件大小： | 329K |
| 代理商： | NCN6004A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
NCN6004A
http://onsemi.com
30
The input clock A and B can be re routed to either
CRD_CLK_A or CRD_CLK_B output pins by using the
programming function as defined in Table 2 and Table 7. The
clock signals can have any frequency value necessary to
handle a given type of card (asynchronous or synchronous).
Table 7. Programming Clock Routing
These clock signals can be multiplexed at any time, but the
system must be locked in a safe state prior to make such a
change. In particular, the designer must make sure that A and
B cards can support such a hot change prior to change the
related clocks.
STATE
CS
PGM
A3
A2
A1
A0
CARD_SEL
CRD_CLK_A
CRD_CLK_B
0E
0
0
1
1
1
0
1
CLK_D_A
-
Default
0F
0
0
1
1
1
1
1
CLK_D_B
-
-
0E
0
0
1
1
1
0
0
-
CLK_D_B
Default
0F
0
0
1
1
1
1
0
-
CLK_D_A
-
On the other hand, the slope of the CRD_CLK_x signal
can be set to either FAST or SLOW, depending upon the
frequency of the output clock. This selection is achieved by
programming the chip according to Table 8.
Table 8. Output Clock Slope Selection
STATE
CS
PGM
A3
A2
A1
A0
CARD_SEL
CLOCK SLOPE
$03
0
0
0
0
1
1
1
SLOW
Default
$0B
0
0
1
0
1
1
1
FAST
-
$03
0
0
0
0
1
1
0
SLOW
Default
$0B
0
0
1
0
1
1
0
FAST
-
Figure 30. Typical Rise and Fall Time in Fast and
Slow Operating Mode
PARALLEL OPERATION
When two or more NCN6004A parts operate in parallel on
a common digital bus, the Chip Select pin allows the
selection of one chip from the bank of the paralleled devices.
Of course, the external MPU shall provide one unique CS
line for each of the NCN6004A considered interface. When
a given interface is selected by CS = L, all the logic inputs
becomes active, the chip can be programmed or/and the
external card can be accessed. When CS = H, all the input
logic pins are in the high impedance state, thus leaving the
bus available for other purpose.
The pull up resistors connected on each logic input lines on
the MPU side (see block diagram in Figure 30), can be either
activated (connected to V
CC
) or disconnected, depending
upon the logic state present at EN_RPU, pin 45. When these
resistors are disconnected, it is the system responsibility to
set up the external pull up resistors according to the
application’s requirements.
When the device operates in the multiplexed mode
(MUX_MODE = High), the internal card #B pull up
resistors are connected to V
CC
, regardless of the EN_RPU
logic state.
On the other hand, when CS = H, the CRD_IO and
CRD_RST hold the previous I/O and RESET logic state, the
CRD_CLK being either active or stopped and the
CRD_VCC output voltage will maintain is previous value,
according to the programmed state forced by the MPU.
相關PDF資料 |
PDF描述 |
|---|---|
| NCN6010DTBR2 | SIM Card Supply and Level Shifter |
| NCN6010 | SIM Card Supply and Level Shifter |
| NCN6010D | SIM Card Supply and Level Shifter |
| NCN6010DTB | SIM Card Supply and Level Shifter |
| NCP100(中文) | Sub 1V Precision Adjustable Shunt Regulator(基準電壓1V的精密可調旁路穩壓器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NCN6004A/D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual SAM/SIM Interface Integrated Circuit |
| NCN6004A_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual SAM/SIM Interface Integrated Circuit |
| NCN6004AFTBR2 | 功能描述:輸入/輸出控制器接口集成電路 2.7V POS/ATM Smart RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| NCN6004AFTBR2G | 功能描述:輸入/輸出控制器接口集成電路 2.7V POS/ATM Smart Card Interface RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| NCN6010 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SIM Card Supply and Level Shifter |
發布緊急采購，3分鐘左右您將得到回復。