- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382379 > PCA9545PW (NXP SEMICONDUCTORS) 4-channel I2C switch with interrupt logic and reset PDF資料下載
參數(shù)資料
| 型號(hào)： | PCA9545PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-channel I2C switch with interrupt logic and reset |
| 中文描述： | 9545 SERIES, 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20 |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大小： | 118K |
| 代理商： | PCA9545PW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Philips Semiconductors
Product data
PCA9545
4-channel I
2
C switch with interrupt logic and reset
2002 Mar 28
11
853-2302 27311
AC CHARACTERISTICS
SYMBOL
PARAMETER
STANDARD-MODE
I
2
C-BUS
MIN
—
0
4.7
FAST-MODE I
2
C-BUS
UNIT
MAX
0.3
1
100
—
MIN
—
0
1.3
MAX
0.3
1
400
—
t
pd
f
SCL
t
BUF
Propagation delay from SDA to SD
n
or SCL to SC
n
SCL clock frequency
Bus free time between a STOP and START condition
Hold time (repeated) START condition
After this period, the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Set-up time for STOP condition
Data hold time
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Capacitive load for each bus line
Pulse width of spikes which must be suppressed
by the input filter
Data valid (HL)
Data valid (LH)
Data valid Acknowledge
ns
kHz
μ
s
t
HD;STA
4.0
—
0.6
—
μ
s
t
LOW
t
HIGH
t
SU;STA
t
SU;STO
t
HD;DAT
t
SU;DAT
t
R
t
F
C
b
4.7
4.0
4.7
4.0
0
2
250
—
—
—
—
—
—
—
3.45
—
1000
300
400
1.3
0.6
0.6
0.6
0
2
100
—
—
—
—
0.9
—
300
300
400
μ
s
μ
s
μ
s
μ
s
μ
s
ns
ns
μ
s
μ
s
20 + 0.1C
b3
20 + 0.1C
b3
—
t
SP
—
50
—
50
ns
t
VD:DATL
t
VD:DATH
t
VD:ACK
INT
t
iv
t
ir
L
pwr
H
pwr
RESET
t
WL(rst)
t
rst
t
REC:STA
NOTES:
1. Pass gate propagation delay is calculated from the 20
typical R
and the 15 pF load capacitance.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH
min
of the SCL signal) in order to bridge
the undefined region of the falling edge of SCL.
3. C
b
= total capacitance of one bus line in pF.
—
—
—
1
—
—
—
1
μ
s
μ
s
μ
s
0.6
1
0.6
1
INTn to INT active valid time
INTn to INT inactive delay time
LOW level pulse width rejection or INTn inputs
HIGH level pulse width rejection or INTn inputs
—
—
1
0.5
4
2
—
—
—
—
1
0.5
4
2
—
—
μ
s
μ
s
μ
s
μ
s
Pulse width low reset
Reset time (SDA clear)
Recovery to Start
4
—
—
—
4
—
—
—
ns
ns
ns
500
0
500
0
t
SP
t
BUF
t
HD;STA
P
P
S
t
LOW
t
R
t
HD;DAT
t
F
t
HIGH
t
SU;DAT
t
SU;STA
Sr
t
HD;STA
t
SU;STO
SDA
SCL
SU00645
Figure 13. Definition of timing on the I
2
C-bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9548A | 8-channel I2C switch with reset |
| PCA9548 | 8-channel I2C switch with reset |
| PCA9548D | 8-channel I2C switch with reset |
| PCA9548PW | 8-channel I2C switch with reset |
| PCA9550 | 2-bit I2C LED driver with programmable blink rates |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9546 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C switch with reset |
| PCA9546A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
| PCA9546A_1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
| PCA9546A_2 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
| PCA9546A_3 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。