- 您現在的位置：買賣IC網 > PDF目錄382379 > PCA9545PW (NXP SEMICONDUCTORS) 4-channel I2C switch with interrupt logic and reset PDF資料下載
參數資料
| 型號： | PCA9545PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-channel I2C switch with interrupt logic and reset |
| 中文描述： | 9545 SERIES, 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20 |
| 文件頁數： | 7/14頁 |
| 文件大小： | 118K |
| 代理商： | PCA9545PW |
Philips Semiconductors
Product data
PCA9545
4-channel I
2
C switch with interrupt logic and reset
2002 Mar 28
7
853-2302 27311
Acknowledge
The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits
is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an
extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock
pulse, set-up and hold times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of
the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.
DATA OUTPUT
BY TRANSMITTER
SCL FROM
MASTER
SW00368
DATA OUTPUT
BY RECEIVER
1
2
8
9
S
START condition
clock pulse for
acknowledgement
acknowledge
not acknowledge
Figure 9. Acknowledgement on the I
2
C-bus
Bus transactions
Data is transmitted to the PCA9545 control register using the write mode as shown in Figure 10.
S
SDA
0
A
A
1
1
1
0
0
A1 A0
SLAVE ADDRESS
start condition
R/W
acknowledge
from slave
acknowledge
from slave
B0
X
X
X
X
B1
CONTROL REGISTER
P
SW00760
B2
B3
stop condition
Figure 10. WRITE control register
Data is read from PCA9545 control register using the read mode as shown in Figure 11.
SDA
S
1
A
NA
1
1
1
0
0
A1 A0
start condition
R/W
acknowledge
from slave
B1
CONTROL REGISTER
P
stop condition
last byte
SW00761
SLAVE ADDRESS
no acknowledge
from master
B0
INT0
INT1
B2
INT2
B3
INT3
Figure 11. READ control register
相關PDF資料 |
PDF描述 |
|---|---|
| PCA9548A | 8-channel I2C switch with reset |
| PCA9548 | 8-channel I2C switch with reset |
| PCA9548D | 8-channel I2C switch with reset |
| PCA9548PW | 8-channel I2C switch with reset |
| PCA9550 | 2-bit I2C LED driver with programmable blink rates |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCA9546 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C switch with reset |
| PCA9546A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
| PCA9546A_1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
| PCA9546A_2 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
| PCA9546A_3 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus SWITCH WITH RESET FUNCTION |
發布緊急采購，3分鐘左右您將得到回復。