- 您現在的位置：買賣IC網 > PDF目錄382380 > PCD5003 (NXP Semiconductors N.V.) Advanced POCSAG Paging Decoder PDF資料下載
參數資料
| 型號： | PCD5003 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Advanced POCSAG Paging Decoder |
| 中文描述： | 高級尋呼POCSAG碼解碼器 |
| 文件頁數： | 24/44頁 |
| 文件大小： | 187K |
| 代理商： | PCD5003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
1997 Jun 24
24
Philips Semiconductors
Product specification
Advanced POCSAG Paging Decoder
PCD5003
7.48
EEPROM access limitations
Since the EEPROM address pointer is used during data
decoding, the EEPROM may not be accessed while the
receiver is active (RXE = 1). It is advised to switch to OFF
state before accessing the EEPROM.
The EEPROM cannot be written unless the EEPROM
programming enable bit (bit D1) in the control register is
set.
For writing a minimum supply voltage V
PG
is required
(2.0 V typ.). The supply current needed during writing (I
PG
)
will be
≈
500
μ
A.
Any modified SPF settings (bytes 0 to 3) only take effect
after a decoder reset. Modified identifiers are active
immediately.
7.49
EEPROM read operation
EEPROM read operations must start at a valid address in
the non-contiguous memory map. Single-byte or block
reads are permitted.
7.50
EEPROM write operation
EEPROM write operations must always take place in
blocks of 6 bytes, starting at the beginning of a row.
Programming a single byte will reset the other bytes in the
same row. Modifying a single byte in a row requires
re-writing the unchanged bytes with their old contents.
After writing each block a pause of maximum 7.5 ms is
required to complete the programming operation
internally. During this time the external microcontroller
may generate an I
2
C-bus stop condition. If another I
2
C-bus
transfer is started the decoder will pull SCL LOW during
this pause.
After writing the EEPROM programming enable bit (D1) in
the control register must be reset.
7.51
Invalid write address
When an invalid write address is used, the column counter
bits (D2 to D0) are forced to zero before being loaded into
the address pointer. The row counter bits are used
normally.
7.52
Incomplete programming sequence
A programming sequence may be aborted by an I
2
C-bus
stop condition. Next, the EEPROM programming enable
bit (D1) in the control register must be reset.
Any bytes received of the last 6-byte block will be ignored
and the contents of this (incomplete) EEPROM block will
remain unchanged.
7.53
Unused EEPROM locations
A total of 20 EEPROM bytes is available for general
purpose storage (see Table 19).
Fig.10 EEPROM organization and access.
handbook, full pagewidth
COLUMN
2
ROW
0
1
2
3
4
5
6
7
0
D7
D0
D7
D0
ADDRESS
POINTER
ROW COLUMN
I/O REGISTER
0
1
0
1
0
0
SPF bits
Synthesizer data
Identifiers
unused bytes
1
I
D
MLC254
1
3
4
5
2
I
D
3
I
D
4
I
D
5
I
D
6
I
D
相關PDF資料 |
PDF描述 |
|---|---|
| PCD5003H | Advanced POCSAG Paging Decoder |
| PCD5008 | FLEX Pager Decoder |
| PCD5008H | FLEX Pager Decoder |
| PCD5013 | FLEX roaming decoder II |
| PCD5013H | FLEX roaming decoder II |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCD5003A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced Pager Decoder for POCSAG |
| PCD5003AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced Pager Decoder for POCSAG |
| PCD5003H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder |
| PCD5003HB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5003U/10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder |
發布緊急采購，3分鐘左右您將得到回復。