參數資料
| 型號： | PI6C2510ALE |
| 廠商： | Pericom |
| 文件頁數： | 1/5頁 |
| 文件大小： | 0K |
| 描述： | IC PLL CLOCK DVR 10OUT 24-TSSOP |
| 產品變化通告： | Product Discontinuation Notice 22/Jan/2010 |
| 標準包裝： | 62 |
| 類型： | PLL 時鐘驅動器 |
| PLL： | 帶旁路 |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數： | 1 |
| 比率 - 輸入:輸出： | 1:10 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 125MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 管件 |
1
PS8306C
11/13/08
Product Pin Configuration
Functional Table
Logic Block Diagram
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2510A
Phase-Lock Loop Clock Driver
with 10-Clock Outputs
Description
The PI6C2510A family is a low-skew, low-jitter, phase-lock loop
(PLL) clock driver, distributing high-frequency clock signals for
SDRAM and server applications. By connecting the feedback
FB_OUT output to the feedback FB_IN input, the propagation
delay from the CLK_IN input to any clock output will be nearly zero.
This zero-delay feature allows the CLK_IN input clock to be
distributed, providing one clock input to one bank of ten outputs,
with an output enable.
The PI6C2510A is designed to meet PC100 SDRAM Registered
DIMM Specification, for heavy load applications. For test pur-
poses, the PLL can be bypassed by strapping AVCC to ground.
The PI6C2510A family has the same pinouts as TI’s CDC2510A/
2510B, with enhanced rise/fall times, and allowing a Spread Spec-
trum clock input.
Features
High-Performance Phase-Lock Loop Clock Distribution that
meets 100/134 MHz Registered DIMM Synchronous DRAM
modules for server/workstation/PC applications
Allows Clock Input to have Spread Spectrum modulation for
EMI reduction
Zero Input-to-Output delay: Distribute One Clock Input
to one bank of ten outputs, with an output enable.
Same pinout as TI CDC2510/2510A
Low jitter: Cycle-to-Cycle jitter ±100ps max.
On-chip series damping resistor at clock output drivers
for low noise and EMI reduction
Operates at 3.3V VCC
Wide Clock Frequency Range:
Packaging
-24-pin TSSOP (L)
s
t
u
p
n
Is
t
u
p
t
u
O
GN
I
_
K
L
C]
9
:
0
[
Y
1T
U
O
_
B
F
XL
L
LH
L
H
HH
H
G
10
CLK_IN
FB_IN
PLL
AVCC
FB_OUT
1Y[0:9]
CLK_IN
AVCC
VCC
1Y9
1Y8
GND
1Y7
1Y6
1Y5
VCC
FB_IN
AGND
VCC
1Y0
1Y1
1Y2
GND
1Y3
1Y4
VCC
G
FB_OUT
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
24-Pin
L
08-0298
相關PDF資料 |
PDF描述 |
|---|---|
| PI6C2972FCE | IC PLL CLOCK DRIVER 52-LQFP |
| PI6C3421ATEX | IC CLOCK SYNTH SOT23-6 |
| PI6C39911JE | IC PROG SKEW CLOCK DRIVER 32PLCC |
| PI6C3991JE | IC PROG SKEW CLOCK DRIVER 32PLCC |
| PI6C3Q993-5QE | IC PROG PLL CLOCK DRIVER 28-QSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PI6C2510ALEX | 功能描述:鎖相環 - PLL 3.3v PLL Clock Drivr RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6C2510ALX | 制造商:Pericom Semiconductor Corporation 功能描述:Zero Delay PLL Clock Driver Single 25MHz to 125MHz 24-Pin TSSOP T/R |
| PI6C2516 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Phase-Locked Loop Clock Driver with 16 Clock Outputs |
| PI6C2516A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Phase-Locked Loop Clock Driver with 16 Clock Outputs |
| PI6C2520 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clock IC | 135 MHz. 20 Output Zero-Delay Clock Driver |
發布緊急采購，3分鐘左右您將得到回復。