- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361226 > Q6701-H6481 (SIEMENS AG) Quadruple Transceiver for S/T Interface QUAT-S PDF資料下載
參數(shù)資料
| 型號(hào)： | Q6701-H6481 |
| 廠商： | SIEMENS AG |
| 英文描述： | Quadruple Transceiver for S/T Interface QUAT-S |
| 中文描述： | 四聯(lián)收發(fā)器的S / T接口葛- ? |
| 文件頁(yè)數(shù)： | 14/72頁(yè) |
| 文件大小： | 1267K |
| 代理商： | Q6701-H6481 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
PEB 2084
Semiconductor Group
14
2.2
PEB 2084, QUAT-S, provides four independent S/T interfaces, one IOM-2 interface and
one JTAG boundary scan test interface.
Interfaces
2.2.1
S/T Interface
Frame Structure
One frame consists of 48 bits, at a nominal bit rate of 192 kbit/s. Thus each frame carries
two octets of B1, two octets of B2 and 4 bits of D-channel, according to the B1+B2+D
structure defined for the ISDN basic access (the total user data rate is 144 kbit/s). The
beginning of the frame is marked with a F-bit using a code violation (no Mark inversion).
The frame structures for data downstream (from network to subscriber) and for data
upstream (from subscriber to network) are shown in
figure 3
.
Figure 3
Frame Structure at Reference Points S and T (CCITT I.430)
The E-bit (= Echo bit to the D-channel bit) can be controlled via C/I channel and may be
used to carry the “available” / “blocked” information sent by ELIC, PEB 20550. Refer to
chapter 3.3.3
.
ITD02330
DL.
0
1
0
L.
F
B1
E D AF N
B2
E DM
B1
S
D
E
B2
E DL. F L.
48 Bits in 250
μ
s
L.
F
L.
D
L.
B2
L.DL.
B1
L.
D
L.
B2
A
L.
F
L.
D
L.
B1
FL.
L.
D
F = Framing Bit
DC Balancing Bit
=
L
D-Channel Bit
=
D
D-Echo-Channel Bit
=
E
Auxiliary Framing Bit or Q-Bit
=
F
A
Bit set to a Binary Value N
B1 = Bit within B Channel
B2 =
A = Bit used for Activation
S = Subchannel SC1 through SC5 bit position
M = Multiframing Bit
=
N
Bit within B Channel
t
F
A
=
1
2
2 Bits Offset
NT
TE
NT
TE
0
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67020-Y149 | Octal Latch |
| Q67020-Y150 | Octal Latch |
| Q67020-Y151 | CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y152 | CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y153 | OCTAL BUS TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67020-Y149 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch |
| Q67020-Y150 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch |
| Q67020-Y151 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y152 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y153 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:OCTAL BUS TRANSCEIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。