- 您現在的位置：買賣IC網 > PDF目錄192295 > S29CD032J1JFAI122 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 PDF資料下載
參數資料
| 型號： | S29CD032J1JFAI122 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| 封裝： | 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80 |
| 文件頁數： | 15/78頁 |
| 文件大小： | 1825K |
| 代理商： | S29CD032J1JFAI122 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
20
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
8 Device Operations
This section describes the read, program, erase, simultaneous read/write operations, and reset
features of the Flash devices.
Operations are initiated by writing specific commands or a sequence with specific address and
data patterns into the command register (see Table 8.1). The command register itself does not
occupy any addressable memory location; rather, it is composed of latches that store the com-
mands, along with the address and data information needed to execute the command. The
contents of the register serve as input to the internal state machine; the state machine outputs
dictate the function of the device. Writing incorrect address and data values or writing them in
an improper sequence may place the device in an unknown state, in which case the system must
write the reset command in order to return the device to the reading array data mode.
8.1
Device Operation Table
The device must be set up appropriately for each operation. Table 8.1 describes the required
state of each control pin for any particular operation.
Legend: L = Logic Low = VIL, H = Logic High = VIH, X = Don’t care.
Notes:
1. WP# controls the two outermost sectors of the top boot block or the two outermost sectors of the bottom boot block.
2. DQ0 reflects the sector PPB (or sector group PPB) and DQ1 reflects the DYB
Table 8.1 Device Bus Operation
Operation
CE# OE# WE# RESET#
CLK
ADV#
Addresses
Data
(DQ0–DQ31)
Read
LL
H
X
AIN
DOUT
Asynchronous Write
LH
L
H
X
AIN
DIN
Synchronous Write
LH
L
H
AIN
DIN
Standby (CE#)
HX
X
H
X
HIGH Z
Output Disable
L
H
X
HIGH Z
Reset
XX
X
L
X
HIGH Z
PPB Protection Status (Note 2)
LL
H
X
Sector Address,
A9 = VID,
A7 – A0 = 02h
00000001h, (protected)
A6 = H
00000000h (unprotect)
A6 = L
Burst Read Operations
Load Starting Burst Address
LX
H
AIN
X
Advance Burst to next address
with appropriate Data presented
on the Data bus
L
H
X
Burst Data Out
Terminate Current Burst
Read Cycle
HX
H
XX
HIGH Z
Terminate Current Burst
Read Cycle with RESET#
XX
H
L
X
HIGH Z
Terminate Current Burst
Read Cycle;
Start New Burst Read Cycle
LH
H
AIN
X
相關PDF資料 |
PDF描述 |
|---|---|
| S29CD032J1MFAN120 | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| S29CD032J1MQFN133 | 1M X 32 FLASH 2.7V PROM, 54 ns, PQFP80 |
| S29CL016J0JQFI100 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J0MFAI113 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PQFI102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。