- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄192296 > S29CL032J0RFAN130 (SPANSION LLC) 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 PDF資料下載
參數(shù)資料
| 型號(hào)： | S29CL032J0RFAN130 |
| 廠商： | SPANSION LLC |
| 元件分類(lèi)： | PROM |
| 英文描述： | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| 封裝： | 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80 |
| 文件頁(yè)數(shù)： | 57/78頁(yè) |
| 文件大小： | 1825K |
| 代理商： | S29CL032J0RFAN130 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
58
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
18.3 Synchronous Operations
Notes:
1.
Using the max tAAVS and min tADVCS specs together will result in incorrect data output.
2. Not 100% tested
3. Recommended 50% Duty Cycle
Table 18.3 Burst Mode Read for 32 Mb and 16 Mb
Parameter
Description
Speed Options
Unit
JEDEC
Std.
75MHz, OR 66MHz, OP 56MHz, OM 40MHz, OJ
tBACC
Burst Access Time Valid Clock to Output Delay
Max
7.5 FBGA
8
ns
tADVCS ADV# Setup Time to Rising Edge of CLK
Min
6
ns
tADVCH ADV# Hold Time from Rising Edge of CLK
Min
1.5
ns
tADVP
ADV# Pulse Width
Min
7.5
8.5
9.5
10.5
ns
tBDH
Valid Data Hold from CLK (Note 2)
Min
2
3
ns
tINDS
CLK to Valid IND/WAIT# (Note 2)
Max
7.5 FBGA
9 FBGA
9.5 PQFP
10 FBGA
10 PQFP
17
ns
tINDH
IND/WAIT# Hold from CLK (Note 2)
Min
2
3
ns
tIACC
ADV or ADD Valid (Whichever Occurs Last) to Valid
Data Out, Initial Burst Access
Max
48
54
ns
tCLK
CLK Period
Min
13.3
15.15
17.85
25
ns
Max
60
tCR
CLK Rise Time (Note 2)
Max
3
ns
tCF
CLK Fall Time (Note 2)
Max
3
ns
tCLKH
CLK High Time (Note 3)
Min
6.65
6.8
8.0
11.25
ns
tCLKL
CLK Low Time (Note 3)
Min
6.65
27
ns
tOE
Output Enable to Output Valid
Max
20
ns
tDF
tOEZ
Output Enable to Output High Z (Note 2)
Min
2
3
ns
Max
7.5
10
15
17
tEHQZ
tCEZ
Chip Enable to Output High Z (Note 2)
Max
7.5
10
15
17
ns
tCES
CE# Setup Time to Clock
Min
4
5
6
ns
tAAVS
ADV# Falling Edge to Address Valid (Note 1)
Max
6.5
ns
tAAVH
Address Hold Time from Rising Edge of AVD#
Min
15
ns
tRSTZ
RESET# Low to Output High Z (Note 2)
Max
7.5
10
15
17
ns
tWADVH1 ADV# Falling Edge to WE# Falling Edge
Min
5
ns
tWADVH2 ADV# Rising Edge to WE# Rising Edge
Min
10
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29CL032J0RFFI110 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29CL032J0RFFN130 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29CL032J1JFAI110 | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL032J1MFAN120 | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL032J0PQAN102 | 1M X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL016A | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI010 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI012 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAI013 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
| S29GL016A100BAIR10 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。